

dsPIC33F Family Data Sheet

High-Performance, 16-Bit Digital Signal Controllers



© 2007 Microchip Technology Inc.

111111.DBS70165E4U.com

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device. applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal,

PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

© 2007 Microchip Technology Incheet 4U.com



dsPIC33F

High-Performance, 16-bit Digital Signal Controllers

Operating Range:

- DC 40 MIPS (40 MIPS @ 3.0-3.6V, -40°C to +85°C)
- Industrial temperature range (-40°C to +85°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- Two 40-bit accumulators:
- With rounding and saturation options
- Flexible and powerful addressing modes:
 - Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
 - Accumulator write back for DSP operations
 - Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA:
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- 118 interrupt vectors
- Up to 67 available interrupt sources
- Up to 5 external interrupts
- 7 programmable priority levels
- 5 processor exceptions

Digital I/O:

- Up to 85 programmable digital I/O pins
- Wake-up/Interrupt-on-Change on up to 24 pins
- Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM):

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to 8 channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to 8 channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode

© 2007 Microchip Technology Inc.

Preliminary Published by WWW.SKYTECH.ir

Communication Modules:

- 3-wire SPI (up to 2 modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to 2 modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to 2 modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA[®] encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Data Converter Interface (DCI) module:
 - Codec interface
 - Supports I²S and AC'97 protocols
 - Up to 16-bit data words, up to 16 words per frame
 - 4-word deep TX and RX buffers
- Enhanced CAN (ECAN[™] module) 2.0B active (up to 2 modules):
 - Up to 8 transmit and up to 32 receive buffers
 - 16 receive filters and 3 masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support

Motor Control Peripherals:

- Motor Control PWM (up to 8 channels):
 - 4 duty cycle generators
 - Independent or Complementary mode
 - Programmable dead time and output polarity
 - Edge or center-aligned
 - Manual output override control
 - Up to 2 Fault inputs
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- Quadrature Encoder Interface module:
 - Phase A, Phase B and index pulse input
 - 16-bit up/down position counter
 - Count direction status
 - Position Measurement (x2 and x4) mode
 - Programmable digital noise filters on inputs
 - Alternate 16-bit Timer/Counter mode
 - Interrupt on position counter rollover/underflow

Analog-to-Digital Converters (ADCs):

- Up to two ADC modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - 2, 4 or 8 simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with 1 of 4 trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)

Note: See the device variant tables for exact peripheral features per device.

Preliminary © 2007 Microchip Texhnology Inc.heet4U.com Published by WWW.SKYTECH.ir

dsPIC33F PRODUCT FAMILIES

There are two device subfamilies within the dsPIC33F family of devices. They are the General Purpose Family and the Motor Control Family.

The General Purpose Family is ideal for a wide variety of 16-bit MCU embedded applications. The variants with codec interfaces are well-suited for speech and audio processing applications.

The Motor Control Family supports a variety of motor control applications, such as brushless DC motors, single and 3-phase induction motors and switched reluctance motors. These products are also well-suited for Uninterrupted Power Supply (UPS), inverters, Switched mode power supplies, power factor correction and also for controlling the power management module in servers, telecommunication equipment and other industrial equipment.

The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.

SPIC33F General Purpose Family Variants														
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	16-bit Timer	Input Capture	Output Compare Std. PWM	C odec Interface	ADC	UART	SPI	I²C™	Enhanced CAN	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64GP206	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ64GP306	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ64GP310	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ64GP706	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ64GP708	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ64GP710	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128GP206	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ128GP306	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ128GP310	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ128GP706	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ128GP708	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ128GP710	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256GP506	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT
dsPIC33FJ256GP510	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256GP710	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT

dsPIC33E General Purpose Family Variants

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.

> Maximum I/O pin count includes pins shared by the peripheral functions. 2:


© 2007 Microchip Technology Inc.

Preliminary

D970165E*page=34U.com Published by WWW.SKYTECH.ir


www.DedsPIC33F

Pin Diagrams



Preliminary


© 2007 Microchip Technology me.heet4U.com



© 2007 Microchip Technology Inc.


Preliminary

DS70165Eªpage:54U.com



Preliminary


© 2007 Microchip Technologyune.heet4U.com



© 2007 Microchip Technology Inc.


Preliminary

DS70165E4page=74U.com



Preliminary


© 2007 Microchip Technology me.heet4U.com



© 2007 Microchip Technology Inc.


Preliminary

DS70165E4page:94U.com



Preliminary

© 2007 Microchip Technology me.heet4U.com



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:#14U.com

dsPIC33F Motor Control Family Variants

Device	Pins	Progra m Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Timer 16-bit	Input Capture	Output Compare Std. PWM	Motor Control PWM	Quadrature Encoder Interface	Codec Interface	ADC	UART	IdS	I²C™	Enhanced CAN	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64MC506	64	64	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC508	80	64	8	9	8	8	8 ch	1	0	1 ADC, 18 ch	2	2	2	1	69	PT
dsPIC33FJ64MC510	100	64	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ64MC706	64	64	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC710	100	64	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128MC506	64	128	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC510	100	128	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ128MC706	64	128	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC708	80	128	16	9	8	8	8 ch	1	0	2 ADC, 18 ch	2	2	2	2	69	PT
dsPIC33FJ128MC710	100	128	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256MC510	100	256	16	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256MC710	100	256	30	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.

Maximum I/O pin count includes pins shared by the peripheral functions. 2:




Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com

H.ir

Pin Diagrams



© 2007 Microchip Technology Inc.


Preliminary

DS70165E-page: \$34U.com



Preliminary


© 2007 Microchip Technology me.heet4U.com



© 2007 Microchip Technology Inc.

Preliminary


DS70165E-page: \$54U.com



DS70165E-page 16

Preliminary

© 2007 Microchip Technology me.heet4U.com




© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page: \$74U.com

www.DadsPIC33F


Pin Diagrams (Continued)



Preliminary **Published by WWW.SKYTEC**

© 2007 Microchip Technology me.heet4U.com

H.ir



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page: \$94U.com Published by WWW.SKYTECH.ir

Table of Contents

dsPIC	C33F Product Families	3
1.0	Device Overview	23
2.0	CPU	27
3.0	Memory Organization	39
4.0	Flash Program Memory	77
5.0	Resets	83
6.0	Interrupt Controller	87
7.0	Direct Memory Access (DMA)	135
8.0	Oscillator Configuration	149
9.0	Power-Saving Features	157
10.0	I/O Ports	159
11.0	Timer1	
12.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	163
13.0	Input Capture	
14.0	Output Compare	171
15.0	Motor Control PWM Module	
16.0	Quadrature Encoder Interface (QEI) Module	
17.0	Serial Peripheral Interface (SPI)	
18.0	Inter-Integrated Circuit (I ² C)	213
19.0	Universal Asynchronous Receiver Transmitter (UART)	223
20.0	Enhanced CAN Module	231
21.0	Data Converter Interface (DCI) Module	261
22.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	275
23.0	Special Features	289
24.0	Instruction Set Summary	297
25.0	Development Support.	305
26.0	Electrical Characteristics	309
27.0	Packaging Information	351
Appe	ndix A: Revision History	357
Index		359
The M	Aicrochip Web Site	365
	omer Change Notification Service	
	omer Support	
Read	er Response	366
Produ	uct Identification System	367

ELECTRONIC

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.



Preliminary

DS70165E-page:214U.com Published by WWW.SKYTECH.in

NOTES:



DS70165E-page 22

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206
- dsPIC33FJ64GP306
- dsPIC33FJ64GP310
- dsPIC33FJ64GP706
- dsPIC33FJ64GP708
- dsPIC33FJ64GP710
- dsPIC33FJ128GP206
- dsPIC33FJ128GP306
- dsPIC33FJ128GP310
- dsPIC33FJ128GP706
- dsPIC33FJ128GP708
- dsPIC33FJ128GP710
- dsPIC33FJ256GP506
- dsPIC33FJ256GP510
- dsPIC33FJ256GP710
- dsPIC33FJ64MC506
- dsPIC33FJ64MC508
- dsPIC33FJ64MC510
- dsPIC33FJ64MC706
- dsPIC33FJ64MC710
- dsPIC33FJ128MC506
- dsPIC33FJ128MC510
- dsPIC33FJ128MC706
- dsPIC33FJ128MC708
- dsPIC33FJ128MC710
- dsPIC33FJ256MC510
- dsPIC33FJ256MC710

The dsPIC33F General Purpose and Motor Control Families of devices include devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes) This makes these families suitable for a wide variety of high-performance digital signal control application. The devices are pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33F device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33F Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33F devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33F devices.

Figure 1-1 shows a general block diagram of the various core and peripheral modules in the dsPIC33F family of devices, while Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

© 2007 Microchip Technology Inc.

Preliminary


E

D\$70165E-page:234U.com

Published by WWW.SKYTECH.ir

LECTRONI





DS70165E-page 24

Preliminary © 2007 Microchip Technology me.heet/ Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

IABLE 1-1: Pin Name	Pin	Buffer	Description				
	Туре	Туре					
AN0-AN31	I	Analog	Analog input channels.				
AVDD	Р	Р	Positive supply for analog modules.				
AVss	Р	Р	Ground reference for analog modules.				
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.				
COFS	I/O	ST	Data Converter Interface frame synchronization pin.				
CSCK	1/0	ST	Data Converter Interface serial clock input/output pin.				
CSDI		ST	Data Converter Interface serial data input pin.				
CSDO	0	—	Data Converter Interface serial data output pin.				
C1RX	I	ST	ECAN1 bus receive pin.				
C1TX	0	-	ECAN1 bus transmit pin.				
C2RX	I	ST	ECAN2 bus receive pin.				
C2TX	0		ECAN2 bus transmit pin.				
PGD1/EMUD1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.				
PGC1/EMUC1		ST	Clock input pin for programming/debugging communication channel 1.				
PGD2/EMUD2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.				
PGC2/EMUC2		ST	Clock input pin for programming/debugging communication channel 2.				
PGD3/EMUD3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.				
PGC3/EMUC3		ST	Clock input pin for programming/debugging communication channel 3.				
IC1-IC8	I	ST	Capture inputs 1 through 8.				
INDX	I	ST	Quadrature Encoder Index Pulse input.				
QEA	I	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.				
QEB		ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.				
UPDN	0	CMOS	Position Up/Down Counter Direction State.				
INT0		ST	External interrupt 0.				
INT1	1	ST	External interrupt 1.				
INT2 INT3		ST ST	External interrupt 2. External interrupt 3.				
INT4		ST	External interrupt 4.				
FLTA FLTB		ST	PWM Fault A input.				
PWM1L	0	ST	PWM Fault B input. PWM 1 low output.				
PWM1H	0		PWM 1 high output.				
PWM2L	Ő	—	PWM 2 low output.				
PWM2H	Ō	_	PWM 2 high output. E L E C T R O N I C				
PWM3L	0	_	PWM 3 low output. E L E V I R V N I V				
РШМЗН	0	_	PWM 3 high output.				
PWM4L	0	—	PWM 4 low output.				
PWM4H	0	—	PWM 4 high output.				
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.				
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).				
OCFB		ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).				
OC1-OC8	0	—	Compare outputs 1 through 8.				
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
	l	I					

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output; Analog = Analog input

ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:254U.com

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)						
Pin Name	Pin Type	Buffer Type	Description				
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.				
RA9-RA10	I/O	ST					
RA12-RA15	I/O	ST					
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.				
RC1-RC4	I/O	ST	PORTC is a bidirectional I/O port.				
RC12-RC15	I/O	ST					
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.				
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.				
RF0-RF8	I/O	ST	PORTF is a bidirectional I/O port.				
RF12-RF13							
RG0-RG3	1/0	ST	PORTG is a bidirectional I/O port.				
RG6-RG9 RG12-RG15	1/0 1/0	ST ST					
SCK1 SDI1	I/O	ST ST	Synchronous serial clock input/output for SPI1.				
SDO1	Ó	_	SPI1 data out.				
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.				
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.				
SDI2 SDO2	0	ST	SPI2 data in. SPI2 data out.				
<u>SS2</u>	1/0	ST	SPI2 slave synchronization or frame pulse I/O.				
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.				
SDA1	1/O 1/O	ST	Synchronous serial data input/output for I2C1.				
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.				
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.				
SOSCI SOSCO	I O	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.				
TMS		ST	JTAG Test mode select pin.				
тск	I	ST	JTAG test clock input pin.				
TDI TDO	I O	ST	JTAG test data input pin.				
	0	-	JTAG test data output pin.				
T1CK T2CK		ST ST	Timer1 external clock input.				
T3CK		ST	Timer2 external clock input. Timer3 external clock input.				
T4CK		ST	Timer4 external clock input.				
T5CK	I	ST	Timer5 external clock input.				
T6CK		ST	Timer6 external clock input.				
T7CK		ST	Timer7 external clock input.				
T8CK		ST	Timer8 external clock input.				
T9CK		ST	Timer9 external clock input.				
U1CTS U1RTS		ST	UART1 clear to send. ELECTRONIC				
U1RX	0	ST	UART1 ready to send. UART1 receive.				
U1TX	0	_	UART1 transmit.				
U2CTS	Ī	ST	UART2 clear to send.				
U2RTS	0	—	UART2 ready to send.				
U2RX		ST	UART2 receive.				
U2TX	0		UART2 transmit.				
Vdd	Р	—	Positive supply for peripheral logic and I/O pins.				
VDDCORE	Р	—	CPU logic filter capacitor connection.				
Vss	Р	_	Ground reference for logic and I/O pins.				
VREF+	I	Analog	Analog voltage reference (high) input.				
Vref-	I	Analog	Analog voltage reference (low) input.				
		8	input or output: Analog = Analog input				

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output; Analog = Analog input

ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

2.0 CPU

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33F instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33F is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 2-1, and the programmer's model for the dsPIC33F is shown in Figure 2-2.

2.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

2.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

2.3 Special MCU Features

The dsPIC33F features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as $(-1.0) \times (-1.0)$.

The dsPIC33F supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.


© 2007 Microchip Technology Inc.

DS70165E-page:274U.com

Published by WWW.SKYTECH.ir


Preliminary





© 2007 Microchip Technology me.heet4U.com

Preliminary © 2007 Microchip Technology Ina heet4 Published by WWW.SKYTECH.ir



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:294U.com

CPU Control Registers 2.4

REGISTER 2-	1: SR: CI	PU STATUS	REGISTER				
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	
bit 15	• 					• 	
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	
bit 7			1				
Legend:							
C = Clear only	bit	R = Readable	e bit	U = Unimplen	nented bit, read	as '0'	
S = Set only bi	t	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	1 = Accumula	ator A Overflow ator A overflow ator A has n <mark>ot</mark> o	ed				
bit 14	1 = Accumula	ator B Overflow ator B overflow ator B has not o	ed				
bit 13		ator A Saturati		tus bit(1)			
Sit 10	1 = Accumula	10 million (10 million)	ted or has bee	en saturated at	some time		

SA: Accumulator A Saturation 'Sticky' Status bit ⁽¹⁾
1 = Accumulator A is saturated or has been saturated at some time 0 = Accumulator A is not saturated
SB: Accumulator B Saturation 'Sticky' Status bit ⁽¹⁾
1 = Accumulator B is saturated or has been saturated at some time
0 = Accumulator B is not saturated
OAB: OA OB Combined Accumulator Overflow Status bit
1 = Accumulators A or B have overflowed
0 = Neither Accumulators A or B have overflowed
SAB: SA SB Combined Accumulator 'Sticky' Status bit

1 = Accumulators A or B are saturated or have been saturated at some time in the past 0 = Neither Accumulator A or B are saturated Note: This bit may be read or cleared (not set). Clearing this bit will clear SA and SB. DA: DO Loop Active bit

1 = DO loop in progress

0 = DO loop not in progress

DC: MCU ALU Half Carry/Borrow bit 1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred

EL.

ECTR

- 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
- Note 1: This bit may be read or cleared (not set).
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- DS70165E-page 30

bit 12

bit 11

bit 10

bit 9

bit 8

Preliminary

© 2007 Microchip Technologyune.heet4U.com **Published by WWW.SKYT** EC

R/W-0 DC

R/W-0 С

bit 8

bit 0

REGISTER 2-	1: SR: CPU STATUS REGISTER (CONTINUED)
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾ 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	 Z: MCU ALU Zero bit 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C : MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1: This	bit may be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

ELECTRONIC

Preliminary

REGISTER 2	-2: CORC	ON: CORE O	CONTROL R	EGISTER			
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
		<u> </u>	US	EDT ⁽¹⁾		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7	1						bit (
Legend:		C = Clear on	y bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	red	ʻx = Bit is unk	nown	U = Unimpler	nented bit, rea	d as '0'	
bit 15-13	Unimplomon	ted: Read as	0'				
bit 12	-	Itiply Unsigned		ol bit			
511 12		ine multiplies a	-	orbit			
	•	ine multiplies a	-				
bit 11	EDT: Early D	O Loop Termin	ation Control b	oit (1)			
	1 = Terminate 0 = No effect		loop at end o	f current loop i	teration		
bit 10-8	DL<2:0>: DC	Loop Nesting	Level Status b	oits			
	111 = 7 DO le	oops active					
	•						
	001 = 1 DO l	oop active					
	000 = 0 DO le						
bit 7	SATA: AccA	Saturation Ena	ble bit				
		ator A saturation					
L:1 C		ator A saturation					
bit 6		Saturation Ena ator B saturation					
		ator B saturatio					
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
		ce write satura					_
		ce write satura					
bit 4		cumulator Satu		Select bit			
		ration (super s ration (normal					
bit 3		terrupt Priority		oit 3(2)	O T I		
		rrupt priority le				4 U N I	G
		rrupt priority le					
oit 2	PSV: Program	n Space Visibi	ity in Data Spa	ace Enable bit			
		space visible i					
		space not visit		ce			
bit 1		ing Mode Sele		od			
		conventional) ro I (convergent)					
bit 0		Fractional Mu	-				
	-	ode enabled fo	-				
		l mode enable					
Note 1: This	s bit will always	s read as '0'.					

CORCON- CORE CONTROL REGISTER REGISTER 2-2-

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTECH.ir

2.5 Arithmetic Logic Unit (ALU)

The dsPIC33F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

2.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

2.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

2.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33F is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).

ECTRO

- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).
- A block diagram of the DSP engine is shown in Figure 2-3.

TABLE 2-1: DSP INSTRUCTIONS SUMMARY


Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	A = A + (x * y)	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	$A = x^2$	No
MPY.N	A = - x * y	No
MSC	A = A - x * y	Yes

© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page: \$34U.com





Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTECH.ir

2.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSb is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including '0'. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including '0' and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

2.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

2.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the carry/borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the carry/borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
- AccA overflowed into guard bits 2. OB:
 - AccB overflowed into guard bits
- 3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

or

AccB saturated (bit 31 overflow and saturation)

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
- Logical OR of OA and OB 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 6.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:354U.com

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled. SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation: 1. When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations)
- 2. Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF), or maximally negative 1.31 value (0x008000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- Bit 39 Catastrophic Overflow: 3. The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

2.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- 1. W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- 2. [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

2.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see Section 2.6.2.4 "Data Space Write Saturation"). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

Preliminary

Preliminary © 2007 Microchip Teominology in e.heet Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

2.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

2.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

SKYTECH

Preliminary

NOTES:



DS70165E-page 38

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

3.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).


The dsPIC33F architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

3.1 Program Address Space

The program address memory space of the dsPIC33F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 3.6 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the dsPIC33F family of devices are shown in Figure 3-1.



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page: 394U.com

3.1.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

3.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33F devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33F devices also have two interrupt vector tables. located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 6.1 "Interrupt Vector Table".





© 2007 Microchip Technologyune.heet4U.com

Preliminary © 2007 Microchip Technology Me.heet/ Published by WWW.SKYTECH.ir

3.2 Data Address Space

The dsPIC33F CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 3-3 through Figure 3-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 3.6.3 "Reading Data From Program Memory Using Program Space Visibility").

dsPIC33F devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the dsPIC33F instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

3.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33F core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 3-1 through Table 3-34.

Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.

NEAR DATA SPACE 3.2.4

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

Preliminary




DATA MEMORY MAP FOR dsPIC33F DEVICES WITH 8 KBs RAM FIGURE 3-3:

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com


H.ir



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:434U.com



© 2007 Microchip Technologyune.heet4U.com

Preliminary © 2007 Microchip Technology Ina heet4 Published by WWW.SKYTECH.ir

3.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

3.2.6 DMA RAM

Every dsPIC33F device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note:	DMA RAM	can	be	used	for	general
	purpose data	stor	age	if the D	DMA	function
	is not require	d in a	an ap	oplicati	on.	

SKYTECH

© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:454U.com

MM.D.d.S.PIC33F

TABLE 3-1: CPU CORE REGISTERS MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	egister 0								0000
WREG1	0002								Working Re	egister 1								0000
WREG2	0004								Working Re	egister 2								0000
WREG3	0006								Working Re	egister 3								0000
WREG4	8000								Working Re	gister 4								0000
WREG5	000A								Working Re	gister 5								0000
WREG6	000C								Working Re	gister 6								0000
WREG7	000E								Working Re	gister 7								0000
WREG8	0010								Working Re	egister 8								0000
WREG9	0012								Working Re	gister 9								0000
WREG10	0014								Working Reg	gister 10		7						0000
WREG11	0016							,	Working Re	gister 11								0000
WREG12	0018								Working Reg	gister 12								0000
WREG13	001A								Working Reg	gister 13								0000
WREG14	001C								Working Reg	gister 14								0000
WREG15	001E								Working Reg	gister 15								0800
SPLIM	0020							Stac	k Pointer Li	- mit Register								xxxx
PCL	002E		Program Counter Low Word Register															0000
PCH	0030	_	_		_	_	-		_			Progra	m Counter I	High Byte F	Register			0000
TBLPAG	0032	_	—	—	_	-		_	—			Table I	Page Addres	ss Pointer F	Register			0000
PSVPAG	0034	—	—	—	_		_				Progr	am Memory	Visibility Pa	age Addres	s Pointer R	egister		0000
RCOUNT	0036		•		•			Repe	at Loop Cou	unter Registe	er							xxxx
DCOUNT	0038								DCOUNT	<15:0>								xxxx
DOSTARTL	003A							DOST	ARTL<15:	1>							0	xxxx
DOSTARTH	003C	_	—			—	_	—	—	_				DOSTAF	RTH<5:0>			00xx
DOENDL	003E							DOE	NDL<15:1:	>			- 10 C				0	xxxx
DOENDH	0040	_	—	_ /		/					_			DOE	NDH		•	00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	—	—	—	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0000
MODCON	0046	XMODEN	YMODEN	- 7	\sim		BWN	/<3:0>	EL	EC	YWM	<3:0>	C		XWM	<3:0>	•	0000
XMODSRT	0048		•					×	S<15:1>								0	xxxx
XMODEND	004A							×	E<15:1>								1	xxxx
YMODSRT	004C							Y	′S<15:1>								0	xxxx
YMODEND	004E							Y	'E<15:1>								1	xxxx
XBREV	0050	BREN)	XB<14:0>							•	xxxx
DISICNT	0052	—	—						Disable	e Interrupts	Counter F	legister						xxxx
BSRAM	0750	_	_	—	_	—	—	—	_	—		—	—	_	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	_	_	_	_	_	_	_	_	_	_	_	_	_		IR_SSR	_	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_			CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A		_	_		_	_			CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



MM. Dads PIC33F

TABLE 3-3: INTERRUPT CONTROLLER REGISTER MAP

IADLE	5-5.			CONT	NULLER	V VEGIOI		AF										
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	—	_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	FLTAIF		DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C	—	_	_		-	_		-	C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	FLTBIF	0000
IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC2	0098	T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	FLTAIE	_	DMA5IE	DCIIE	DCIEIE	QEIIE	PWMIE	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C	—	_	_		-	—	—	- 20 -	C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	FLTBIE	0000
IPC0	00A4	—		T1IP<2:0>	>			OC1IP<2:0	0>			IC1IP<2:0>		_	I	NT0IP<2:0>	>	4444
IPC1	00A6	—		T2IP<2:0>	>	-		OC2IP<2:0	C>	-		IC2IP<2:0>		_	D	MA0IP<2:0	>	4444
IPC2	00A8	—	ι	J1RXIP<2:	0>	-		SPI1IP<2:	0>	-		SPI1EIP<2:0)>	_		T3IP<2:0>		4444
IPC3	00AA	—	—	—	_	_	C	DMA1IP<2	:0>	—		AD1IP<2:0:	>	—	U	1TXIP<2:0	>	4444
IPC4	00AC	—		CNIP<2:0:	>	_		—	—			MI2C1IP<2:0)>	—	S	I2C1IP<2:0	>	4444
IPC5	00AE	—		IC8IP<2:0	>	_		IC7IP<2:0	>	—		AD2IP<2:0:	>	-	I	NT1IP<2:0>	>	4444
IPC6	00B0	—		T4IP<2:0>	>	— —		OC4IP<2:0	0>	_		OC3IP<2:0:	>	-	D	MA2IP<2:0	>	4444
IPC7	00B2	—	ι	J2TXIP<2:0	0>	—	ι	J2RXIP<2:	:0>	—		INT2IP<2:0	>	-		T5IP<2:0>		4444
IPC8	00B4	—		C1IP<2:0;	>	—	0	C1RXIP<2:	:0>	_		SPI2IP<2:0	>	—	S	PI2EIP<2:0	>	4444
IPC9	00B6	—		IC5IP<2:0	>	-		IC4IP<2:0	>	-		IC3IP<2:0>		—	D	MA3IP<2:0	>	4444
IPC10	00B8	—		OC7IP<2:0)>	_		OC6IP<2:0	0>	—		OC5IP<2:0:	>	—		IC6IP<2:0>		4444
IPC11	00BA	—		T6IP<2:0>	>			MA4IP<2	:0>		_	_		-	0	DC8IP<2:0>	>	4444
IPC12	00BC	—		T8IP<2:0>	>		N	AI2C2IP<2	:0>			SI2C2IP<2:0)>	—		T7IP<2:0>		4444
IPC13	00BE	_	(C2RXIP<2:	0>			INT4IP<2:	0>			INT3IP<2:0	>	-		T9IP<2:0>		4444
IPC14	00C0	—	I	DCIEIP<2:0)>			QEIIP<2:0)>	_		PWMIP<2:0	>	—		C2IP<2:0>		4444
IPC15	00C2	—		FLTAIP<2:()>	- /	-		—	EFE	СТ	DMA5IP<2:0)> C	—	[DCIIP<2:0>		4444
IPC16	00C4	—	—	_				U2EIP<2:0)>			U1EIP<2:0;	>	—	F	LTBIP<2:0	>	4444
IPC17	00C6	—	(C2TXIP<2:	0>	—	(C1TXIP<2:	0>	-		DMA7IP<2:0)>	_	D	MA6IP<2:0	>	4444

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

0	
2	
	-
~	
~	
	e
	9
ΞÞ.	
	-
	-

dsPIC33F

TABLE 3-4: TIMER REGISTER MAP

© 2007 Microchip Technology Inc.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								xxxx
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	—		—	_		—	TGATE	TCKP	S<1:0>		TSYNC	TCS	—	0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108						Tim	ner3 Holding	Register (fo	r 32-bit timei	r operations o	only)						xxxx
TMR3	010A								Timer3	Register								xxxx
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3						-		FFFF
T2CON	0110	TON	—	TSIDL	-	- 1				—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T3CON	0112	TON	—	TSIDL	-	-					TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR4	0114								Timer4	Register								xxxx
TMR5HLD	0116						-	Timer5 Holdi	ng Register	(for 32-bit op	perations only	()						xxxx
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period F	Register 4								FFFF
PR5	011C				-				Period F	Register 5						-		FFFF
T4CON	011E	TON	—	TSIDL	—	_	-	—			TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T5CON	0120	TON	—	TSIDL	—	—		-	—	—	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR6	0122								Timer6	Register								xxxx
TMR7HLD	0124							Timer7 Holdi	ng Register	(for 32-bit op	perations only	/)						xxxx
TMR7	0126								Timer7	Register								xxxx
PR6	0128								Period F	Register 6								FFFF
PR7	012A				-				Period F	Register 7						-		FFFF
T6CON	012C	TON	—	TSIDL		-	_			- 1	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T7CON	012E	TON	_	TSIDL	-				- /	-	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR8	0130								Timer8	Register								xxxx
TMR9HLD	0132							Timer9 Holdi	ng Register	(for 32-bit op	perations only	0						xxxx
TMR9	0134								Timer9	Register	CII	KUT	IC					XXXX
PR8	0136								Period F	Register 8								FFFF
PR9	0138								Period F	Register 9								FFFF
T8CON	013A	TON	—	TSIDL		_	—	—	_	—	TGATE	TCKP	S<1:0>	T32	_	TCS	—	0000
T9CON	013C	TON	—	TSIDL		—		_	_	—	TGATE	TCKP	S<1:0>		_	TCS	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ModsPIC33F

TABLE 3-5: INPUT CAPTURE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	pture Regist	er							xxxx
IC1CON	0142	_	—	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	pture Regist	er							xxxx
IC2CON	0146	_	—	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	pture Regist	er							xxxx
IC3CON	014A	_	—	ICSIDL	—	_	_	—	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 Ca	pture Regist	er							xxxx
IC4CON	014E	_	—	ICSIDL		<u> </u>	—	_		ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	pture Regist	er							xxxx
IC5CON	0152		_	ICSIDL	-	_	—	6	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	pture Regist	er							xxxx
IC6CON	0156		_	ICSIDL	T	-	—	- /	-	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regist	er							xxxx
IC7CON	015A		_	ICSIDL	_	- 1		-	-	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	pture Regist	er							XXXX
IC8CON	015E		—	ICSIDL		_		_	—	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SKYTECH

dsPIC33F

TABLE 3-6: OUTPUT COMPARE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	put Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	egister							xxxx
OC1CON	0184	_	—	OCSIDL	_	_	—	—	_	_	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	put Compar	e 2 Second	ary Register							XXXX
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	—	_	OCSIDL	-	-	-		_	—	1		OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	put Compar	e 3 Second	ary Register							xxxx
OC3R	018E								Output Co	ompare 3 Re	egister							xxxx
OC3CON	0190	—	—	OCSIDL	—	—	—	-	—	—		-	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	put Compar	e 4 Second	ary Register							xxxx
OC4R	0194								Output Co	ompare 4 Re	egister							xxxx
OC4CON	0196	_	_	OCSIDL	_	—	-	—	ł	-	-	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	put Compar	e 5 Second	ary Register							xxxx
OC5R	019A								Output Co	ompare 5 Re	egister							xxxx
OC5CON	019C	_	_	OCSIDL	_	_	-				—	-	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	put Compar	e 6 Second	ary Register							xxxx
OC6R	01A0								Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	_		/-	-		-		_	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	put Compar	e 7 Second	ary Register							xxxx
OC7R	01A6								Output Co	ompare 7 Re	egister							xxxx
OC7CON	01A8	—	—	OCSIDL	_	-	—	-	1	-	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	put Compar	e 8 Second	ary Register							xxxx
OC8R	01AC								Output Co	ompare 8 Re	egister							xxxx
OC8CON	01AE	_	—	OCSIDL	—		_/		- /	-	_		OCFLT	OCTSEL		OCM<2:0>		0000
Legend:	x = unkno	wn value c	on Reset, -	— = unimple	emented, i	read as 'o'	Reset val	ues are sh	own in hexa		СТ	RO	NI	C				

MM. D. ds PIC33F

TABLE 3-7: 8-OUTPUT PWM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
PTCON	01C0	PTEN	-	PTSIDL	_	_	_	_	-		PTOP	S<3:0>		PTCKP	°S<1:0>	PTMO	D<1:0>	0000 0000 0000 0000
PTMR	01C2	PTDIR						P	WM Timer	Count Value	e Register							0000 0000 0000 0000
PTPER	01C4	_						Р	WM Time E	Base Period	l Register							0000 0000 0000 0000
SEVTCMP	01C6	SEVTDI R						PWN	/I Special E	vent Comp	are Regist	er						0000 0000 0000 0000
PWMCON1	01C8	_	_	_	_	PMOD4	PMOD3	PMOD2	PMOD1	PEN4H	PEN3H	PEN2H	PEN1H	PEN4L	PEN3L	PEN2L	PEN1L	0000 0000 1111 1111
PWMCON2	01CA	_	_	_	_		SEVOP	S<3:0>		_	_	_	-	_	IUE	OSYNC	UDIS	0000 0000 0000 0000
DTCON1	01CC	DTBPS	S<1:0>	1:0> DTB<5:0> DTAPS<1:0> DTA<5:0> 0										0000 0000 0000 0000				
DTCON2	01CE	_	_	_	—	-	—			DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	0000 0000 0000 0000
FLTACON	01D0	FAOV4H	FAOV4L	FAOV3 H	FAOV3L	FAOV2 H	FAOV2L	FAOV1 H	FAOV1L	FLTAM	-	_	-	FAEN4	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000
FLTBCON	01D2	FBOV4H	FBOV4L	FBOV3 H	FBOV3L	FBOV2 H	FBOV2L	FBOV1 H	FBOV1L	FLTBM	-	- (_	FBEN4	FBEN3	FBEN2	FBEN1	0000 0000 0000 0000
OVDCON	01D4	POVD4H	POVD4 L	POVD3 H	POVD3 L	POVD2 H	POVD2L	POVD1 H	POVD1L	POUT4 H	POUT4 L	POUT3 H	POUT3	POUT2 H	POUT2 L	POUT1 H	POUT1 L	1111 1111 0000 0000
PDC1	01D6							PWM	Duty Cycle	#1 Regist	er							0000 0000 0000 0000
PDC2	01D8							PWM	Duty Cycle	e #2 Regist	er							0000 0000 0000 0000
PDC3	01DA							PWM	Duty Cycle	e #3 Regist	er							0000 0000 0000 0000
PDC4	01DC							PWM	Duty Cycle	e #4 Regist	er							0000 0000 0000 0000

Legend: u = uninitialized bit, - = unimplemented, read as '0'

SKYTECH

TABLE 3-8: QEI REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEICON	01E0	CNTERR	_	QEISIDL	INDX	UPDN	Q	EIM<2:0	>	SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	UPDN_SRC	0000 0000 0000 0000
DFLTCON	01E2	-	—	_		—	IMV<	:1:0>	CEID								0000 0000 0000 0000	
POSCNT	01E4								Po	sition Cour	nter<15:0>							0000 0000 0000 0000
MAXCNT	01E6								Ма	ximum Co	unt<15:0>							1111 1111 1111 1111

Legend: u = uninitialized bit, — = unimplemented, read as '0'

TABLE 3-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_				—		_					Receive	Register				0000
I2C1TRN	0202	—			—		-		—				Transmit	Register				OOFF
I2C1BRG	0204	_	-	_	—	—	-	_				Baud Rat	e Generato	r Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IP MIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	—	_	_	_	_	-					Address	Register					0000
I2C1MSK	020C	_	_	_	_	—	—					Address Ma	ask Register					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-10: I2C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C2RCV	0210	—	_	_	—	_	_	—	_				Receive	Register				0000		
I2C2TRN	0212	—	_	_						Receive Register Transmit Register										
I2C2BRG	0214	—	_	—								Baud Rat	e Generato	r Register				0000		
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C2STAT	0218	ACKSTAT	TRSTAT	_		-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C2ADD	021A	—	_	—					EL	. E C	TR	Address	Register					0000		
I2C2MSK	021C	—	_	_		<u></u>	_					Address Ma	isk Register					0000		

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-11: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	—	—	_				UART	Fransmit Re	gister				xxxx
U1RXREG	0226	_	_	_	_	—	—	—				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	-		—	-		—	_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	-	_	—	_	+	—	_				UART	Receive Re	gister				0000
U2BRG	0238							Bauc	Rate Gen	erator Presca	aler							0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 3-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—			-		_	SPIROV	—	4	—	-	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	—		—	_	_	_	_	_	_	—	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Rec	eive Buffer	Register	_						0000

Legend: x = unknown value on Reset, ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN		SPISIDL	—	_	—		_	—	SPIROV	—	—	—		SPITBF	SPIRBF	0000
SPI2CON1	0262	—	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	-	_	_	_	_	_	—	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Published by WWW.SKYTECH.ir

DS70165E-page 54

TABLE 3-15: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	:	SSRC<2:0>	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_															0000
AD1CHS123	0326	_	_	_	-	_	CH123N	NB<1:0>	CH123SB	—	_	-	_	—	CH1231	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		C	H0SB<4:0>			CHONA	_	4		C	CHOSA<4:0)>		0000
AD1PCFGH	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	_	—		-		—	_	—	—	_	—	[DMABL<2:)>	0000
Legend:	x = unkn	iown value	on Reset, -	– = unimple	emented, read	as '0'. Res	set val <mark>ues</mark> a	are shown	in hexadecir	nal.								

TABLE 3-16: ADC2 REGISTER MAP

												1						
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	- /	AD12B	FOR	M<1:0>		SSRC<2:0	>		SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	,	VCFG<2:0>	>	_	-	CSCNA	CHP	S<1:0>	BUFS	-		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	_	_		S	SAMC<4:0>			_	_			ADCS	6<5:0>			0000
AD2CHS123	0366	_	_	_		—	CH123N	NB<1:0>	CH123SB	_	—	—	_	_	CH123N	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	_	_	_		CH0S	B<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
Reserved	036A	_	_	_		-		_			-	—		_	_		_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	—		1	-		—	—	-	-	—		—	_	_		0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_	_	_	-	-		-		E-C	T-R	O-N	I C	_	[DMABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33F

MM.D.d.S.PIC33F

TABLE 3-17: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	=<1:0>	0000
DMA0REQ	0382	FORCE	—	—	—	—	—	—	—	—				IRQSEL<6:0	>			0000
DMA0STA	0384								S	STA<15:0>								0000
DMA0STB	0386								S	STB<15:0>								000
DMA0PAD	0388								P	PAD<15:0>								000
DMA0CNT	038A	—	—	_	_	—	_					CN	Г<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_		-	-		AMOD	E<1:0>	—	—	MODE	E<1:0>	0000
DMA1REQ	038E	FORCE	—	—		-	_	-	-	—			/	IRQSEL<6:0	>			0000
DMA1STA	0390								S	STA<15:0>								0000
DMA1STB	0392								S	STB<15:0>								0000
DMA1PAD	0394								P	PAD<15:0>								0000
DMA1CNT	0396	_	—	_	—	-	—					CN	Г<9:0>					000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	—	—	-	—	_	AMOD	E<1:0>	—	_	MODE	E<1:0>	000
DMA2REQ	039A	FORCE	_		—	-	—	_	T	-				IRQSEL<6:0	>			000
DMA2STA	039C								S	STA<15:0>								000
DMA2STB	039E								S	STB<15:0>								000
DMA2PAD	03A0								P	PAD<15:0>								000
DMA2CNT	03A2	—		_	—	—	—					CN	Г<9:0>					000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	/ - /	-	-	_		AMOD	E<1:0>	-	_	MODE	=<1:0>	000
DMA3REQ	03A6	FORCE	_		—	—	-	-	-	—				RQSEL<6:0	>			0000
DMA3STA	03A8								S	STA<15:0>								000
DMA3STB	03AA								S	STB<15:0>								000
DMA3PAD	03AC								P	PAD<15:0>								000
DMA3CNT	03AE	_		_	_		1.00 million	(C)-(C)-(C)-(C)-(C)-(C)-(C)-(C)-(C)-(C)-				CN	Г<9:0>					000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	—	/-/		L	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	- (— 7			-				RQSEL<6:0	>			000
DMA4STA	03B4								S	STA<15:0>								000
DMA4STB	03B6								S	STB<15:0>	OT.	DO						000
DMA4PAD	03B8								P	PAD<15:0>		nv						000
DMA4CNT	03BA	_	_	—	—	_	_					CN	Г<9:0>					000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	_	—	AMOD	E<1:0>	—	_	MODE	=<1:0>	000
DMA5REQ	03BE	FORCE	_	—	—	—	_	_	_	_		•		IRQSEL<6:0	>			000
DMA5STA	03C0								S	STA<15:0>								000
DMA5STB	03C2								S	STB<15:0>								000
DMA5PAD	03C4								P	AD<15:0>								000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5CNT	03C6	—	—	—	—	—	—					CNT	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW		—	—		_	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	—	—	—			—	—				I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE				STB<15:0> 000 PAD<15:0> 000													
DMA6PAD	03D0								P	AD<15:0>								0000
DMA6CNT	03D2	—	_	—	—							CNT	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	-	-	_		-	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	—	—	—	-	+	-	—	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	—	_	—	—	1	_					CNT	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_	_	_	—		LSTC	H<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>								0000

TABLE 3-17: DMA REGISTER MAP (CONTINUED)

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ECTRONIC E L

TABLE 3-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese s			
C1CTRL1	0400	-	-	CSIDL	ABAT	CANCK S	F	REQOP<2:	0>	OF	PMODE<2:	0>	-	CANCAR	° –	-	WIN	0480			
C1CTRL2	0402	—	_	_	_	_	—	_	_	_	_	_			DNCNT<4:	0>		0000			
C1VEC	0404	_	—	_			FILHIT<4:0	>		_				ICODE<6:	0>			000			
C1FCTRL	0406		DMABS<2:	0>	—	-	—	—	—	-	_				FSA<4:0>	>		000			
C1FIFO	0408	_	_			FBP	<5:0>			-	_			FNR	B<5:0>			000			
C1INTF	040A	. —	—	ТХВО	ТХВР	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	-	FIFOIF	RBOVIE	RBIF	TBIF	000			
C1INTE	040C		—	—	-	—	_		—	IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE	000			
C1EC	040E				TERRO	CNT<7:0>							RERRC	NT<7:0>				000			
C1CFG1	0410		—	—	_	—	- - y	-	—	WLS.	<1:0>			BRP<5:0> G1PH<2:0> PRSEG<2:0>							
C1CFG2	0412	_	WAKFIL	—	-		S	EG2PH<2:	:0>	SEG2PHT S	SAM		SEG1PH<	G1PH<2:0> PRSEG<2:0>							
C1FEN1	0414	FLTEN15	5 FLTEN14	FLTEN13	B FLTEN12	2 FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN	5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	000			
C1FMSKSEL	1 0418	F7MS	SK<1:0>	F6M	SK<1:0>	F5MS	SK<1:0>	F4MS	SK<1:0>	F3MS	<<1:0>	F2M	SK<1:0>	F1MS	SK<1:0>	FOMS	SK<1:0>	000			
C1FMSKSEL2	2 041A	F15M	SK<1:0>	F14M	SK<1:0>		SK<1:0>		SK<1:0> SK<1:0>	F3MSF F11MS			SK<1:0> ISK<1:0>		SK<1:0> SK<1:0>						
C1FMSKSEL2 Legend: TABLE 3-	2 041A — = unir	F15M	SK<1:0> I, read as '0	F14M '. Reset va	SK<1:0> lues are sho	F13M3 own in hexad	SK<1:0> lecimal.	F12M		F11MS	K<1:0>							000 All			
C1FMSKSEL2 Legend: TABLE 3- File Name	2 041A — = unir 19:	F15M mplemented	SK<1:0> I, read as '0 REGIS T	F14M '. Reset val	SK<1:0> lues are sho P WHEI	F13M3 own in hexad	SK<1:0> lecimal. RL1.WIN	F12M = 0 Bit 9	SK<1:0> Bit 8	F11MS	K<1:0> Bit 6	F10N	1SK<1:0>	F9MS	SK<1:0>	F8MS	SK<1:0>	000 000 All Rese			
C1FMSKSEL2 Legend: TABLE 3- ⁻ File Name	2 041A — = unir 19: Addr 0400- 041E	F15M nplementec ECAN1 Bit 15	SK<1:0> I, read as '0 REGIS1 Bit 14	F14M '. Reset val	SK<1:0> lues are sho P WHEI Bit 12	F13M3 own in hexad	SK<1:0> lecimal. RL1.WIN Bit 10	F12M = 0 Bit 9 See o	SK<1:0> Bit 8	F11MS Bit 7 When WIN = 3	K<1:0> Bit 6	F10M	1SK<1:0>	F9MS	SK<1:0>	F8MS	SK<1:0>	000 All			
C1FMSKSEL2 Legend: TABLE 3- ⁻ File Name	2 041A — = unir 19: Addr 0400- 041E 0420 F	F15M mplemented ECAN1 Bit 15	SK<1:0> I, read as '0 REGIS1 Bit 14	F14M . Reset val FER MA Bit 13 RXFUL13	SK<1:0> lues are sho P WHEI Bit 12	F13M3 own in hexad N C1CTF Bit 11	SK<1:0> lecimal. RL1.WIN Bit 10 XFUL10 F	F12M = 0 Bit 9 See c	Bit 8 definition v	F11MS Bit 7 when WIN = 3 RXFUL7 R	K<1:0> Bit 6 XFUL6 R	Bit 5	Bit 4 RXFUL4	F9MS	Bit 2 RXFUL2	Bit 1	BK<1:0> Bit 0	All Rese			
C1FMSKSEL2 Legend: TABLE 3-' File Name C1RXFUL1 C1RXFUL2	2 041A = unir 19: Addr 0400- 041E 0420 F 0422 F	F15M mplemented ECAN1 Bit 15 RXFUL15 F RXFUL15 F	SK<1:0> I, read as '0 REGIST Bit 14 RXFUL14 F RXFUL14 F	F14M . Reset val FER MA Bit 13 RXFUL13 I RXFUL13 I RXFUL29 I	SK<1:0> lues are sho P WHEI Bit 12 RXFUL12 I RXFUL12 I	F13M3 own in hexad N C1CTF Bit 11	SK<1:0> lecimal. RL1.WIN Bit 10 XFUL10 F XFUL26 R	F12M = 0 Bit 9 See c RXFUL9 XFUL25 F	Bit 8 definition v RXFUL8 RXFUL24	Bit 7 Bit 7 RXFUL7 R RXFUL23 R	K<1:0> Bit 6 XFUL6 R	F10N Bit 5 XFUL5 XFUL21	Bit 4 RXFUL4 RXFUL20	Bit 3 RXFUL3 RXFUL19	Bit 2 RXFUL2 RXFUL18	Bit 1 RXFUL1	Bit 0 RXFUL0	All Rese			
C1FMSKSEL2 Legend: File Name C1RXFUL1 C1RXFUL2 C1RXOVF1	2 041A = unir 19: Addr 0400- 041E 0420 F 0422 F 0428 F	ECAN1 Bit 15 RXFUL15 RXFUL31 F RXOVF15 F	SK<1:0> d, read as '0 Bit 14 RXFUL14 F RXFUL14 F RXFUL30 F RXOVF14 F	F14M . Reset val ER MA Bit 13 RXFUL13 I RXFUL29 I RXOVF13 I	SK<1:0> Iues are sho P WHEI Bit 12 RXFUL12 I RXFUL28 I RXFUL28 I RXOVF12 I	F13M3 own in hexad N C1CTF Bit 11 RXFUL11 R RXFUL11 R RXFUL27 R	SK<1:0> lecimal. Bit 10 XFUL10 F XFUL26 R XOVF10 F	F12M = 0 Bit 9 See c XFUL9 XFUL25 F XCVF9 I	Bit 8 Bit 8 definition v RXFUL8 RXFUL24 RXOVF8	Bit 7 Bit 7 RXFUL7 R RXFUL23 R	K<1:0> Bit 6 XFUL6 R XFUL22 R XOVF6 R	F10M Bit 5 XFUL5 XFUL21 XOVF5	Bit 4 RXFUL4 RXFUL20 RXOVF4	Bit 3 RXFUL3 RXFUL19 RXOVF3	Bit 2 RXFUL2 RXFUL18 RXOVF2	Bit 1 RXFUL1 RXFUL17 RXOVF1	Bit 0 RXFUL0 RXFUL16 RXOVF0	AI Reso 000 000			
C1FMSKSEL2 Legend: TABLE 3 File Name C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2	2 041A 	F15M mplemented ECAN1 Bit 15 RXFUL15 RXFUL31 RXFUL31 RXOVF15 RXOVF31	SK<1:0> d, read as '0 REGIS Bit 14 RXFUL14 F RXFUL30 F RXOVF14 F RXOVF30 F	F14M . Reset val ER MA Bit 13 RXFUL13 I RXFUL29 I RXOVF13 F RXOVF29 F	SK<1:0> Iues are sho P WHEI Bit 12 RXFUL12 I RXFUL28 I RXOVF12 I RXOVF28 I	F13MS own in hexad N C1CTF Bit 11 RXFUL11 R RXFUL27 R RXFUL27 R RXOVF11 R RXOVF27 R	SK<1:0> lecimal. Bit 10 XFUL10 F XFUL26 R XOVF10 F	F12M = 0 Bit 9 See c XFUL9 XFUL25 F XCVF9 I	Bit 8 definition v RXFUL8 RXFUL24 RXOVF8 RXOVF24	Bit 7 Bit 7 when WIN = 3 RXFUL7 R RXFUL7 R RXFUL7 R RXOVF7 R RXOVF7 R	K<1:0> Bit 6 XFUL6 R XFUL22 R XOVF6 R	F10M Bit 5 XFUL5 XFUL21 XOVF5 KOVF21	Bit 4 RXFUL4 RXFUL20 RXOVF4	Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19	Bit 2 RXFUL2 RXFUL18 RXOVF2	Bit 1 RXFUL1 RXFUL17 RXOVF1	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16	000 All Rese 000			
C1FMSKSEL2 Legend: TABLE 3-' File Name C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 C1TR01CON	2 041A 	ECAN1 Bit 15 RXFUL15 F RXFUL31 F RXFUL31 F RXOVF15 F RXOVF31 F TXEN1	SK<1:0> d, read as '0 Bit 14 RXFUL14 F RXFUL30 F RXOVF14 F RXOVF30 F TXABT1 ⁻	F14M . Reset val FER MA Bit 13 RXFUL13 I RXFUL29 I RXOVF13 F RXOVF29 F TXLARB1	SK<1:0> lues are sho P WHEI Bit 12 RXFUL12 F RXFUL28 F RXOVF12 F RXOVF28 F TXERR1	F13MS own in hexad Bit 11 RXFUL11 R RXFUL27 R RXFUL27 R RXOVF11 R RXOVF11 R RXOVF11 R	SK<1:0> lecimal. RL1.WIN Bit 10 XFUL10 F XFUL26 R XOVF10 F XOVF26 R	F12M = 0 Bit 9 See c XFUL25 F XFUL25 F XOVF9 J XOVF25 F	Bit 8 definition v RXFUL8 RXFUL24 RXOVF8 RXOVF24 c1:0>	Bit 7 When WIN = 3 RXFUL7 R RXFUL23 R2 RXOVF7 R RXOVF23 R2 TXEN0 T2	K<1:0> Bit 6 XFUL6 R XFUL22 R XOVF6 R XOVF22 R XABATO T	F10M Bit 5 XFUL5 XFUL21 XOVF5 XOVF21 KLARB0	Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20	Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19	Bit 2 RXFUL2 RXFUL18 RXOVF2 RXOVF18	Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16 RI<	AI Reso 000 000 000			

TXEN6

Received Data Word

Transmit Data Word

TXABAT6 TXLARB6

 C1TR67CON
 0436
 TXEN7

 C1RXD
 0440

 C1TXD
 0442

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TXERR7

TXREQ7

RTREN7

TX7PRI<1:0>

TXABT7

TXLARB7

Published by WWW.SKYTECH.ir

TXERR6

TXREQ6

RTREN6

TX6PRI<1:0>

XXXX

XXXX

XXXX

All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets 0400-See definition when WIN = x041E C1BUFPNT1 F3BP<3:0> F2BP<3:0> F1BP<3:0> F0BP<3:0> 0420 0000 C1BUFPNT2 0422 F7BP<3:0> F6BP<3:0> F5BP<3:0> F4BP<3:0> 0000 C1BUFPNT3 0424 F11BP<3:0> F10BP<3:0> F9BP<3:0> F8BP<3:0> 0000 C1BUFPNT4 0426 F15BP<3:0> F14BP<3:0> F13BP<3:0> F12BP<3:0> 0000 C1RXM0SID 0430 SID<10:3> SID<2:0> MIDE EID<17:16> xxxx C1RXM0EID 0432 EID<15:8> EID<7:0> XXXX SID<2:0> C1RXM1SID 0434 SID<10:3> _ MIDE _ EID<17:16> xxxx C1RXM1EID 0436 EID<15:8> EID<7:0> XXXX C1RXM2SID 0438 SID<10:3> SID<2:0> MIDE _ EID<17:16> XXXX C1RXM2EID EID<15:8> EID<7:0> 043A XXXX C1RXF0SID 0440 SID<10:3> SID<2:0> EXIDE _ EID<17:16> XXXX C1RXF0EID 0442 EID<15:8> EID<7:0> XXXX C1RXF1SID 0444 SID<10:3> SID<2:0> 1 EXIDE _ EID<17:16> XXXX C1RXF1EID EID<7:0> 0446 EID<15:8> xxxx C1RXF2SID _ EXIDE 0448 SID<10:3> SID<2:0> _ EID<17:16> xxxx EID<7:0> C1RXF2EID 044A EID<15:8> xxxx C1RXF3SID 044C SID<10:3> SID<2:0> _ / EXIDE _ EID<17:16> XXXX C1RXF3EID 044F EID<15:8> EID<7:0> XXXX C1RXF4SID 0450 SID<10:3> SID<2:0> _ EXIDE _ EID<17:16> XXXX C1RXF4EID 0452 EID<15:8> EID<7:0> XXXX C1RXF5SID 0454 SID<10:3> SID<2:0> ____ EXIDE EID<17:16> _ XXXX C1RXF5EID EID<7:0> 0456 EID<15:8> xxxx C1RXF6SID 0458 SID<10:3> SID<2:0> _ EXIDE _ EID<17:16> XXXX C1RXF6EID EID<15:8> EID<7:0> 045A xxxx C1RXF7SID 045C SID<10:3> SID<2:0> ----EXIDE EID<17:16> _ XXXX C1RXF7EID 045E EID<15:8> EID<7:0> XXXX C1RXF8SID SID<10:3> SID<2:0> EXIDE EID<17:16> 0460 _ XXXX C1RXF8EID 0462 EID<15:8> EID<7:0> XXXX C1RXF9SID 0464 SID<10:3> SID<2:0> EXIDE EID<17:16> _ XXXX C1RXF9EID 0466 EID<15:8> EID<7:0> XXXX SID<2:0> C1RXF10SID 0468 SID<10:3> EXIDE EID<17:16> _ xxxx C1RXF10EID 046A EID<15:8> EID<7:0> xxxx

TABLE 3-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33F

dsPIC33F

TABLE 3-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		1 —	EXIDE	—	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	:15:8>							EID<	7:0>				xxxx

E

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Published by WWW.SKYTECH.ir

LECTRONIC

Preliminary

dsPIC33F

All

Resets

0480

0000

0000

0000

0000

0000

0000

0000 0000

0000

0000

0000

0000

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
C2CTRL1	0500	—	-	CSIDL	ABAT	CANCKS	RI	EQOP<2:0	>	OPN	NODE<2:0	>	—	CANCAP	—	—	WIN				
C2CTRL2	0502	_	_	_	-	-	_	_	_	_	_	_		D	NCNT<4:0)>					
C2VEC	0504	—	_	_		FI	LHIT<4:0>			—				ICODE<6:0)>						
C2FCTRL	0506	0	MABS<2:0	^				_	-	-	—	_			FSA<4:0>						
C2FIFO	0508	—	_			FBP<5	:0>			-				FNRE	8<5:0>						
C2INTF	050A	_	_	ТХВО	ТХВР	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF				
C2INTE	050C	_	_	-	-	—	/	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE				
C2EC	050E				TERRCN	Г<7:0>							RERRC	NT<7:0>							
C2CFG1	0510	—	_	_	-	—	-	—	—	SJW<1	:0>			BRP	<5:0>						
C2CFG2	0512	—	WAKFIL			-	SE	G2PH<2:0)>	SEG2PHTS	SAM	SI	EG1PH<2	:0>	Р	RSEG<2:0)>				
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0				
C2FMSKSEL1	0518	F7MSł	< <1:0>	F6MSł	<<1:0>	F5MSH	<<1:0>	F4MSI	K<1:0>	F3MSK<	<1:0>	F2MSH	<<1:0>	F1MSH	FOIE RBOVIE RBIE FOIE RBOVIE RBIE BRP<5:0> PRSEG<2:0						
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	<1:0>	F8MS	K<1:0>				
Leaend: –	- = unim	plemented, r	ead as '0'. F	Reset values	are shown	in hexadecir	nal.														

TABLE 3-21: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 OR 1

Legend: — = unimplemented, read as '0'. Reset values are shown in he

TABLE 3-22: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	e definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15															RXOVF0	0000
C2RXOVF2	052A	RXOVF31	VF13 RXOVF14 RXOVF14 RXOVF12 RXOVF27 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF24 RXOVF22 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOV														RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	RI<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	RI<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C2RXD	0540								Recieved I	Data Word								xxxx
C2TXD	0542								Transmit [Data Word								xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

MM.D. dis PIC33F

TABLE 3-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset s
	0500							Se	e definition	when WIN	= x	1		J	1	1		
	- 051E																	
C2BUFPNT1	0520		E3BE	°<3:0>			F2BF	°<3:0>			F1BP	°<3:0>			FOBE	<3:0>		0000
C2BUFPNT2	0522			<3:0>				°<3:0>				<3:0>				<3:0>		0000
C2BUFPNT3	0524			P<3:0>				P<3:0>				><3:0>				<3:0>		0000
C2BUFPNT4	0526			P<3:0>				P<3:0>				P<3:0>			F12B	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>		_	MIDE	_		17:16>	xxxx
C2RXM0EID	0532				EID<	15:8>							EID	<7:0>		I		xxxx
C2RXM1SID	0534				SID<	10:3>					SID<2:0>	7	_	MIDE	_	EID<	17:16>	xxxx
C2RXM1EID	0536				EID<	15:8>							EID	<7:0>				xxxx
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM2EID	053A				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C2RXF0EID	0542				EID<	15:8>							EID	<7:0>				xxxx
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		-	EXIDE	—	EID<	17:16>	xxxx
C2RXF1EID	0546				EID<	15:8>							EID	<7:0>				xxxx
C2RXF2SID	0548				SID<	10:3>					SID<2:0>			EXIDE	_	EID<	17:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID-	<7:0>	-			xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		-	EXIDE	—	EID<	17:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID∢	<7:0>				xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF4EID	0552				EID<	15:8>							EID	<7:0>				xxxx
C2RXF5SID	0554				SID<	10:3>	_				SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C2RXF5EID	0556				EID<	15:8>							EID	<7:0>		1		xxxx
C2RXF6SID	0558				SID<	10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C2RXF6EID	055A				EID<	15:8>							EID	<7:0>		1		xxxx
C2RXF7SID	055C				SID<	:10:3			E	EC	SID<2:0>	O N	I.C.	EXIDE	—	EID<	17:16>	xxxx
C2RXF7EID	055E				EID<								EID			1		xxxx
C2RXF8SID	0560				SID<					ļ	SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF8EID	0562				EID<								EID	<7:0>		r		xxxx
C2RXF9SID	0564				SID<						SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF9EID	0566				EID<								EID	<7:0>				XXXX
C2RXF10SID	0568				SID<						SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C2RXF10EID	056A				EID<	15:8>							EID<	<7:0>				XXXX

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset s
C2RXF11SID	056C				SID<	10:3					SID<2:0>		—	EXIDE		EID<1	7:16>	xxxx
C2RXF11EID	056E				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF12SID	0570				SID<	10:3					SID<2:0>		_	EXIDE		EID<1	7:16>	xxxx
C2RXF12EID	0572				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF13SID	0574				SID<	10:3					SID<2:0>		_	EXIDE	-	EID<1	7:16>	xxxx
C2RXF13EID	0576				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF14SID	0578				SID<	10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF14EID	057A				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF15SID	057C				SID<	10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF15EID	057E				EID<	15:8>							EID<	<7:0>				xxxx

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

ELECTRONIC

madsPIC33F

TABLE 3-24: DCI REGISTER MAP

		DOIN	201011															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	_	DCISIDL	_	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	_		_	COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282	_	_	_	_	BLEN1	BLEN0	_		COFSC	G<3:0>		-		١	NS<3:0>		0000 0000 0000 0000
DCICON3	0284	—	_	_	_						BCG<11	1:0>						0000 0000 0000 0000
DCISTAT	0286	_	_		_	SLOT3	SLOT2	SLOT1	SLOT0	—	—	—	-	ROV	RFUL	TUNF	TMPTY	0000 0000 0000 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE 3	RSE2	RSE1	RSE0	0000 0000 0000 0000
RXBUF0	0290							Receive E	Buffer #0 D	ata Regis	ster			/				0000 0000 0000 0000
RXBUF1	0292							Receive E	Buffer #1 D	ata Regis	ster							0000 0000 0000 0000
RXBUF2	0294							Receive E	Buffer #2 D	ata Regis	ster							0000 0000 0000 0000
RXBUF3	0296							Receive E	Buffer #3 D	ata Regis	ster							0000 0000 0000 0000
TXBUF0	0298							Transmit E	Buffer #0 D	ata Regi	ster							0000 0000 0000 0000
TXBUF1	029A							Transmit E	Buffer #1 D	ata Regi	ster							0000 0000 0000 0000
TXBUF2	029C							Transmit E	Buffer #2 D	ata Regi	ster							0000 0000 0000 0000
TXBUF3	029E							Transmit E	Buffer #3 D	ata Regi	ster							0000 0000 0000 0000

Legend: — = unimplemented, read as '0'.

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

TABLE 3-25:PORTA REGISTER MAP⁽¹⁾

		-																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	4	TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	D6C0
PORTA	02C2	RA15	RA14	RA13	RA12	12	RA10	RA9		RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14	LATA13	LATA12	—	LATA10	LATA9	—	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA ⁽²⁾	06C0	ODCA15	ODCA14	ODCA13	ODCA12		— —		/ -/	—	-	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-26: PORTB REGISTER MAP⁽¹⁾

									in the second	in the b	/							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

DS70165E-page 64

Published by WWW.SKYTECH.ir

FCTBONIC

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	_	—	_		_	—	_	TRISC4	TRISC3	TRISC2	TRISC1		F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	-	_	_	-	_	_	RC4	RC3	RC2	RC1	_	XXXX
LATC	02D0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	—	_	-	LATC4	LATC3	LATC2	LATC1		xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-28: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-29: PORTE REGISTER MAP⁽¹⁾

	- 20.											/ · · · · · · · · · · · · · · · · · · ·						
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	_		—	F	_	-	-	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02DA	_	_	_	_		—	1	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX
LATE	02DC	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as 'o'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-30: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	-			TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	-	-	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	-	-	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	06DE	-	-	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-31: PORTG REGISTER MAP⁽¹⁾

File	Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRIS	SG	02E4	TRISG15	TRISG14	TRISG13	TRISG12		—	TRISG9	TRISG8	TRISG7	TRISG6	—	—	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
POF	RTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	XXXX
LAT	G	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	XXXX
ODC	CG	06E4	ODCG15	ODCG14	ODCG13	ODCG12		-	ODCG9	ODCG8	ODCG7	ODCG6	-		ODCG3	ODCG2	ODCG1	ODCG0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-32: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	-	-	- 7	7-	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	_	(COSC<2:0:	>	—		NOSC<2:0:	>	CLKLOCK	—	LOCK	_	CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	>	DOZEN	F	RCDIV<2:0)>	PLLPOS	ST<1:0>			F	PLLPRE<4:	:0>		0040
PLLFBD	0746	_	_			—							PLLDIV<8:0)>				0030
OSCTUN	0748	_	_		_				-	-	÷			TUN	N<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 3-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	-	_			4	ERASE		_	NVMOP<3:0>		0000 (1)		
NVMKEY	0766	_		_	_	_	_	_	_	NVMKEY<7:0>				0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 3-34: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEIMD	PWMMD	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	_	_	_	_			_	-	_	_	I2C2MD	AD2MD	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

3.2.7 SOFTWARE STACK


In addition to its use as a working register, the W15 register in the dsPIC33F devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.



3.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 3-1 for an overview of the BSRAM and SSRAM SFRs.

3.3 Instruction Addressing Modes

The addressing modes in Table 3-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

3.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

MCU INSTRUCTIONS 3.3.2

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function > Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

Preliminary

TABLE 3-35:	FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

3.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:		instructions		
	Addressin	ng modes give	n above. I	ndividual
	instruction	ns may suppo	rt differen	t subsets
	of these A	ddressing mo	odes.	

3.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU

and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressin	ng mode i	is only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the MAC class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

3.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD_Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

3.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not

Preliminary © 2007 Microchip Technology Inc. heet4U.com Published by WWW.SKYTECH.ir advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

3.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 3-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word sized data (LSb of
	every EA is always clear).


The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

3.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 3-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:694U.com **Published by WWW.SKYTECH.ir**

3.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

3.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

3.5.1 BIT-REVERSED ADDRESSING **IMPLEMENTATION**

Bit-Reversed Addressing mode is enabled when:

- 1. BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- The addressing mode used is Register Indirect 3. with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes. the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).


Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.


If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

ELECTRONIC

Preliminary







	Normal Address			Bit-Reversed Address					
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15
ELECTRONIC									

© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:714U.com

Published by WWW.SKYTECH.ir

3.6 Interfacing Program and Data **Memory Spaces**

The dsPIC33F architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33F architecture provides two methods by which program space can be accessed during operation:

- · Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

3.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG < 7 > = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 3-37 and Figure 3-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

PROGRAM SPACE ADDRESS CONSTRUCTION **TABLE 3-37:**

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0		PC<22:1>		0	
(Code Execution)			0xx xxxx x	xxx xxxx	xxxx xxx0		
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>			
(Byte/Word Read/Write)	7	0xxx xxxx xxxx xxxx xxxx					
	Configuration	ТВ	LPAG<7:0>		Data EA<15:0>		
		1	xxx xxxx	xxxx xxx	xx xxxx xxxx		
Program Space Visibility	User	0	PSVPAG<	7:0>	Data EA<14:	0> ⁽¹⁾	
(Block Remap/Read)		0 XXXX XXXX XXX XXX XXX XX					

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



Ε I, ECTRO

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:734U.com **Published by WWW.SKYTECH.ir**

3.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE **INSTRUCTIONS**

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

TBLRDL (Table Read Low): In Word mode, it 1. maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.


2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 4.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

© 2007 Microchip Technology Inc.heet4U.com



Preliminary

Published by WWW.SKYTEC

FIGURE 3-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

3.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 3-11: PROGRAM SPACE VISIBILITY OPERATION



© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:754U.com

Published by WWW.SKYTECH.i

NOTES:



DS70165E-page 76

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

4.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) 1. programming capability
- Run-Time Self-Programming (RTSP) 2.

ICSP allows a dsPIC33F device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

4.1 **Table Instructions and Flash** Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 4-1: ADDRESSING FOR TABLE REGISTERS

Preliminary

D\$70165E-page:774U.com Published by WWW.SKYTECH.

4.2 **RTSP** Operation

The dsPIC33F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 26-11, DC Characteristics: Program Memory shows typical erase and programming times. The 8row erase pages and single row write rows are edgealigned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

4.3 **Control Registers**

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to Section 4.4 "Programming Operations" for further details.

Programming Operations 4.4

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 4 ms in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

ELECTRONIC

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com

REGISTER 4-1:

R/SO-0⁽¹⁾ R/W-0⁽¹⁾ R/W-0⁽¹⁾ U-0 U-0 U-0 U-0 U-0 WR WREN WRERR ____ bit 15 bit 8 R/W-0⁽¹⁾ R/W-0(1) R/W-0⁽¹⁾ R/W-0⁽¹⁾ R/W-0⁽¹⁾ U-0 U-0 U-0 ERASE NVMOP<3:0>(2) _ ____ bit 7 bit 0 Legend: SO = Satiable only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete. 0 = Program or erase operation is complete and inactive WREN: Write Enable bit bit 14 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally Unimplemented: Read as '0' bit 12-7 bit 6 ERASE: Erase/Program Enable bit 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits⁽²⁾ bit 3-0 1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) 1110 = Reserved 1101 = Erase General Segment and FGS Configuration register (ERASE = 1) or no operation (ERASE = 0) 1100 = Erase Secure Segment and FSS Configuration register (ERASE = 1) or no operation (ERASE = 0) 1011 = Reserved 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0)0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1) 0000 = Program or erase a single Configuration register byte

NVMCON: FLASH MEMORY CONTROL REGISTER

Note 1: These bits can only be reset on POR.

2: All other combinations of NVMOP<3:0> are unimplemented.

© 2007 Microchip Technology Inc.

Preliminary

Published by WWW.SKYTECH.

4.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVM-CON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

EXAMPLE 4-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCO	N for block erase operation	
MOV	#0x4042, W0	
MOV	W0, NVMCON	Initialize NVMCON
; Init pointer	to row to be ERASED	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	
MOV	WO, TBLPAG	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	Initialize in-page EA[15:0] pointer
TBLWTL	WO, [WO]	Set base address of erase block
DISI	#5	Block all interrupts with priority <7
MOV MOV MOV BSET NOP NOP	#0x55, W0 W0, NVMKEY #0xAA, W1 W1, NVMKEY NVMCON, #WR	For next 5 instructions Write the 55 key Write the AA key Start the erase sequence Insert two NOPs after the erase

Preliminary

Published by WWW.SKYTECH.ir

© 2007 Microchip Technologyune.heet4U.com

LOADING THE WRITE BUFFERS EXAMPLE 4-2:

			ENO
;	Set up NVMCO	N for row programming operation:	S
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first program memory	y location to be written
;	program memo	ry selected, and writes enabled	
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to write the	latches
;	0th_program_	word	
	MOV	#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	1st_program_	word	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	i
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;		_	
	MOV	#LOW_WORD_2, W2	;
		#HIGH_BYTE_2, W3	i
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	_	
	MOV	#LOW_WORD_31, W2	;
	MOV	#HIGH_BYTE_31, W3	;
		W2, [W0]	; Write PM low word into program latch
	TRTMIH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 4-3:	INITIATING A PROGRAM	MING SEQUENCE
DISI		Block all interrupts with priority <7 for next 5 instructions
MOV	#0x55, W0	
MOV		Write the 55 key
MOV	#0xAA, W1 ;	
MOV	W1, NVMKEY ;	Write the AA key
BSET	NVMCON, #WR ;	Start the erase sequence
NOP	;	Insert two NOPs after the
NOP	;	erase command is asserted
		ELECIKONIC

© 2007 Microchip Technology Inc.

DS70165E-page:814U.com

Preliminary DS70165E-page: 814 Published by WWW.SKYTECH.ir

NOTES:



DS70165E-page 82

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

5.0 RESETS

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 5-1: RESET SYSTEM BLOCK DIAGRAM



© 2007 Microchip Technology Inc.

Preliminary

Published by WWW.SKYTECH.ir

REGISTER 5-1:

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
TRAPR	IOPUWR	—	—	—	—	_	VREGS		
bit 15	•				•		bit 8		
D 444 o	D M L A	D A44 a	D 444 a	D 444 o	D 444 a	D 444 4	D 444 4		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1		
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15 bit 14	1 = A Trap Co 0 = A Trap Co IOPUWR: Ille 1 = An illega	o Reset Flag bit onflict Reset ha onflict Reset ha ogal Opcode or al opcode detec Pointer caused	s occurred s not occurred Uninitialized \ ction, an illeg	N Access Res	et Flag bit ode or uninitial	ized W registe	er used as a		
		l opcode or unir		eset has not o	ccurred				
bit 13-9	-	ted: Read as 'o							
bit 8	1 = Voltage r	age Regulator S regulator goes i regulator is activ	nto Standby n	node during SI	еер				
bit 7	1 = A Master	nal Reset (MCL Clear (pin) Res Clear (pin) Res	et has occurr						
bit 6	1 = A RESET	instruction has instruction has	been execute	ed					
bit 5	SWDTEN: So 1 = WDT is e 0 = WDT is d		Disable of WI	DT bit ⁽²⁾					
bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred								
bit 3	1 = Device ha	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode							
bit 2	1 = Device wa	up from Idle Fla as in Idle mode as not in Idle m	•						
bit 1	1 = A Brown-	out Reset Flag out Reset has c out Reset has r	occurred						
	of the Reset sta use a device Re	-	set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does no		

RCON: RESET CONTROL REGISTER⁽¹⁾

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Preliminary © 2007 Microchip Technology Ina heet4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology Incheet4U.com

RCON: RESET CONTROL REGISTER⁽¹⁾ **REGISTER 5-1:**

- bit 0 POR: Power-on Reset Flag bit
 - 1 = A Power-up Reset has occurred
 - 0 = A Power-up Reset has not occurred
- Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event	
TRAPR (RCON<15>)	Trap conflict event	POR	
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR	
EXTR (RCON<7>)	MCLR Reset	POR	
SWR (RCON<6>)	RESET instruction	POR	
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR	
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR	
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR	
BOR (RCON<1>	BOR	_	
POR (RCON<0>)	POR	_	

TABLE 5-1: **RESET FLAG BIT OPERATION**

Note: All Reset flag bits may be set or cleared by the user software.

5.1 **Clock Source Selection at Reset**

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to Section 8.0 "Oscillator Configuration" for further details.

TABLE 5-2:	OSCILLATOR SELECTION vs.
	TYPE OF RESET (CLOCK
	SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

5.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 5-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page:854U.com Published by WWW.SKYTECH.ir

Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	Тьоск	TFSCM	1, 2, 3, 5, 6
XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	TFSCM	1, 2, 3, 4, 6
XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
Any Clock	Trst	—	_	3
Any Clock	Trst	—		3
Any Clock	Trst	—	_	3
Any Clock	Trst	—	_	3
Any Clock	TRST	_	-	3
Any Clock	Trst	-		3
	EC, FRC, LPRC ECPLL, FRCPLL XT, HS, SOSC XTPLL, HSPLL Any Clock Any Clock Any Clock Any Clock Any Clock	EC, FRC, LPRCTPOR + TSTARTUP + TRSTECPLL, FRCPLLTPOR + TSTARTUP + TRSTXT, HS, SOSCTPOR + TSTARTUP + TRSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRST	Clock SourceSYSRST DelayDelayEC, FRC, LPRCTPOR + TSTARTUP + TRST—ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKAny ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—	Clock SourceSYSRST DelayDelayDelayEC, FRC, LPRCTPOR + TSTARTUP + TRST——ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTTFSCMXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKTFSCMAny ClockTRST——Any ClockTRST——

TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: $T_{POR} =$ Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 μs nominal).
- 4: TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- 6: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

5.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir

6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The dsPIC33F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug ٠ support
- Fixed interrupt entry and return latencies

6.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33F devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 6-1 and Table 6-2.

6.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.2 **Reset Sequence**


ELECTRONIC

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33F device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

www.DadsPIC33F





Preliminary

© 2007 Microchip Technology me.heet4U.com

Published by WWW.SKYTECH.ir

TABLE 6-1:	INTERRUF	PT VECTORS		
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – ADC 2
30	22	0x000040	0x000140	1C7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

© 2007 Microchip Technology Inc.

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65	57	0x000086	0x000186	PWM – PWM Period Match
66	58	0x000088	0x000188	QEI – Position Counter Compare
67	59	0x0000 <mark>8A</mark>	0x00018A	DCIE – DCI Error
68	60	0x000 <mark>08C</mark>	0x00018C	DCID – DCI Transfer Done
69	61	0x000 <mark>08E</mark>	0x00018E	DMA5 – DMA Channel 5
70	62	0x0000 <mark>90</mark>	0x000190	Reserved
71	63	0x000092	0x000192	FLTA – MCPWM Fault A
72	64	0x000094	0x000194	FLTB – MCPWM Fault B
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved

INTERRUPT VECTORS (CONTINUED) TABLE 6-1.

TABLE 6-2: TRAP VECTORS Vector Number IVT Address AIVT Address 0x000004 0x000084 0

1	0x00006	0x000086	Oscillator Failure
2	0x000008	0x000088	Address Error
3	0x00000A	0x00008A	Stack Error
4	0x00000C	0x00008C	Math Error
5	0x00000E	0x00008E	DMA Error Trap
6	0x000010	0x000090	Reserved
7	0x000012	0x000092	Reserved

Preliminary © 2007 Microchip Terminlogy in a.heet4 Published by WWW.SKYTECH.ir © 2007 Microchip Teohnologyme.heet4U.com

Trap Source

Reserved

6.3 Interrupt Control and Status Registers

dsPIC33F devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VEC-NUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 6-1 through Register 6-32, in the following pages.

SKYTECH

© 2007 Microchip Technology Inc.

Preliminary

Published by WWW.SKYTECH.in

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
oit 15				1			bit
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit
Legend:							
C = Clear only	, bit	R = Readable	e bit	U = Unimpler	nented bit, read	l as '0'	
S = Set only b		W = Writable	bit	-n = Value at			
1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
	101 = CPU lr 100 = CPU lr 011 = CPU lr	aterrupt Priority aterrupt Priority aterrupt Priority aterrupt Priority	Level is 6 (14 Level is 5 (13 Level is 4 (12 Level is 3 (11	4) 3) 2)	ts disabled		
2: The Lev IPL 3: The	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 001 = CPU Ir 000 = CPU Ir 000 = CPU Ir complete regiss PL<2:0> bits vel. The value ir <3> = 1. \Rightarrow IPL<2:0> Stat	terrupt Priority aterrupt Priority aterrupt Priority aterrupt Priority aterrupt Priority aterrupt Priority aterrupt Priority ater details, see are concatenal a parentheses i	Level is 6 (14 Level is 5 (13 Level is 4 (12 Level is 3 (11 Level is 2 (10 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF indicates the I	4) 3) 2))))) 2: " SR: CPU ST 2L<3> bit (COR PL if IPL<3> = ISTDIS (INTCO	TATUS Registe CON<3>) to for 1. User interrup	rm the CPU Inte	
2: The Lev IPL	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 001 = CPU Ir 000 = CPU Ir 000 = CPU Ir complete regiss PL<2:0> bits vel. The value ir <3> = 1. \Rightarrow IPL<2:0> Stat	terrupt Priority terrupt Priority terrupt Priority terrupt Priority terrupt Priority terrupt Priority terrupt Priority terrupt Priority ter details, see are concatenant parentheses in us bits are read	Level is 6 (14 Level is 5 (13 Level is 4 (12 Level is 3 (11 Level is 2 (10 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF indicates the I	4) 3) 2))))) 2: " SR: CPU ST 2L<3> bit (COR PL if IPL<3> = ISTDIS (INTCO	TATUS Registe CON<3>) to for 1. User interrup	rm the CPU Inte	
2: The Lev IPL 3: The REGISTER 6	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 001 = CPU Ir 000 = CPU Ir 000 = CPU Ir complete regiss PL<2:0> bits vel. The value ir <3> = 1. PL<2:0> Stat -2: CORC	Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atter details, see are concatenant parentheses in us bits are read ON: CORE C	Level is 6 (14 Level is 5 (13 Level is 4 (12 Level is 3 (11 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF indicates the I	4) 3) 2) 1: " SR: CPU ST PL<3> bit (COR PL if IPL<3> = ISTDIS (INTCO EGISTER ⁽¹⁾	TATUS Register CON<3>) to for 1. User interrup DN1<15>) = 1.	rm the CPU Inte ots are disabled	l when
2: The Lev IPL 3: The REGISTER 6	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 001 = CPU Ir 000 = CPU Ir 000 = CPU Ir complete regiss PL<2:0> bits vel. The value ir <3> = 1. PL<2:0> Stat -2: CORC	Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atter details, see are concatenant parentheses in us bits are read ON: CORE C	Level is 6 (12 Level is 5 (12 Level is 3 (11 Level is 3 (11 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF Indicates the I CONTROL R	4) 3) 2))) 2) 2) 2) 2) 2) 2) 2)	TATUS Register CON<3>) to for 1. User interrup DN1<15>) = 1.	rm the CPU Inte ots are disabled R-0	l when
2: The Lev IPL 3: The EGISTER 6 U-0 — Dit 15	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 000 = CPU Ir complete regis e IPL<2:0> bits vel. The value ir <3> = 1. e IPL<2:0> Stat -2: CORC U-0	terrupt Priority iterrupt Priority iterrupt Priority iterrupt Priority iterrupt Priority iterrupt Priority iterrupt Priority iter details, see are concatenan parentheses i us bits are read ON: CORE C U-0	Level is 6 (12 Level is 5 (13 Level is 3 (11 Level is 3 (11 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF indicates the I Control R R/W-0 US	4) 3) 2)) 1: "SR: CPU ST PL<3> bit (COR PL if IPL<3> = ISTDIS (INTCO EGISTER ⁽¹⁾ R/W-0 EDT	TATUS Registe CON<3>) to for 1. User interrup DN1<15>) = 1. R-0	R-0 DL<2:0>	I when R-0 bit
2: The Lev IPL 3: The EEGISTER 6 U-0	110 = CPU Ir 101 = CPU Ir 100 = CPU Ir 011 = CPU Ir 010 = CPU Ir 001 = CPU Ir 000 = CPU Ir 000 = CPU Ir complete regiss PL<2:0> bits vel. The value ir <3> = 1. PL<2:0> Stat -2: CORC	Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atterrupt Priority Atter details, see are concatenant parentheses in us bits are read ON: CORE C	Level is 6 (12 Level is 5 (12 Level is 3 (11 Level is 3 (11 Level is 2 (10 Level is 1 (9) Level is 0 (8) Register 2-1 ted with the IF Indicates the I CONTROL R	4) 3) 2))) 2) 2) 2) 2) 2) 2) 2)	TATUS Register CON<3>) to for 1. User interrup DN1<15>) = 1.	rm the CPU Inte ots are disabled R-0	l when

0/1/1	ONTE	ONIDIV	ACCONT	11 23 -	100				
bit 7						D.C		-	bit 0
						KU		G	
Legend:		C = Clear only	bit						
R = Readable	bit	W = Writable b	bit	-n = Value at	POR	'1' =	Bit is set		
0' = Bit is clear	red	ʻx = Bit is unkn	iown	U = Unimple	mented bit, r	ead as 'C)'		

IPL3: CPU Interrupt Priority Level Status bit 3(2) bit 3 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 2-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

Preliminary © 2007 Microchip Technology Ina heet4 Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

REGISTER 6-	-3: INTCO	N1: INTERR			ER 1		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7			Į				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15 bit 14 bit 13 bit 12 bit 11 bit 11	1 = Interrupt r 0 = Interrupt r OVAERR: Ac 1 = Trap was OVBERR: Ac 1 = Trap was 0 = Trap was	caused by cata not caused by Accumulator B caused by cata not caused by imulator A Ove flow of Accumu	oled led verflow Trap F erflow of Accur overflow over catastrophic	nulator A ccumulator A Flag bit nulator B ccumulator B Dverflow Trap E flow of Accumu overflow of Acc Dverflow Trap E flow of Accumu overflow of Accumu	<mark>ilato</mark> r A umulator A Enable bit ilator B		
bit 9	OVBTE: Accu	umulator B Ove flow of Accum	-	able bit			
bit 8				ble bit mulator A or B			
bit 7	1 = Math erro		sed by an inva	us bit alid accumulato invalid accumu	r shift		
bit 6	1 = Math erro	ithmetic Error \$ r trap was caus r trap was not	sed by a divid	•			
bit 5	1 = DMA cont	DMA Controller troller error trap troller error trap	has occurred	ł			
bit 4	MATHERR: A 1 = Math erro	rithmetic Error r trap has occu r trap has not o	Status bit				

© 2007 Microchip Technology Inc.

REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

1 :	
bit 3	ADDRERR: Address Error Trap Status bit
	 Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
L:LO	University of Deciders (a)





Preliminary

© 2007 Microchip Teohnologyme.heet4U.com

Published by WWW.SKYTECH.ir

REGISTER 6	-4: INTCO	N2: INTERR			ER 2		
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	_	_	—	—	_
bit 15	ļ						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit		nented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15		ole Alternate Int		Table bit			
		nate vector tabl					
		dard (default) v					
bit 14		struction Status					
		ruction is active ruction is not a					
bit 13-5		ted: Read as '					
bit 4		rnal Interrupt 4		Polarity Select	bit		
Dit 4		on negative edg	-	T blanty Select	Dit		
		on positive edg					
bit 3		rnal Interrupt 3		Polarity Select	bit		
		on negative edg					
		on positive edg					
bit 2	INT2EP: Exte	rnal Interrupt 2	Edge Detect	Polarity Select	bit		
		on negative edg					
		on positive edg					
bit 1	INT1EP: Exte	rnal Interrupt 1	Edge Detect	Polarity Select	bit		
		on negative ede					
		on positive edg		-			_
bit 0		ernal Interrupt 0		Polarity Select	bit		
		on negative edg					
		on positive edg	C				
					; T R (ΟΝΙΟ	;
					4		

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page: 954 Published by WWW.SKYTECH.ir DS70165E-page:954U.com

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
pit 15						I	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF
pit 7					I		bit
egend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15 oit 14	DMA1IF: DM	ted: Read as ' A Channel 1 D request has oc request has no	ata Transfer C curred	omplete Interr	rupt Flag Status	bit	
bit 13	1 = Interrupt r	Conversion C equest has oc equest has no	curred	upt Flag Statu	s bit		
bit 12	1 = Interrupt r	T1 Transmitter equest has oc equest has no	curred	Status bit			
bit 11	1 = Interrupt r	RT1 Receiver li request has oc request has no	curred	tatus bit			
bit 10	1 = Interrupt	Event Interrup equest has oc equest has no	curred	it			
bit 9	1 = Interrupt r	1 Fault Interrup equest has oc equest has no	curred	oit			
bit 8	1 = Interrupt r	Interrupt Flag request has oc request has no	curred	7			
oit 7	1 = Interrupt r	Interrupt Flag equest has oc equest has no	curred	ELE	СТР	RONI	C
bit 6	1 = Interrupt r	ut Compare Ch request has oc request has no	curred	pt Flag Status	s bit		
bit 5	1 = Interrupt r	Capture Chann request has oc request has no	curred	lag Status bit			
bit 4	DMA0IF: DM	-	ata Transfer C curred	omplete Interr	rupt Flag Status	bit	
bit 3	1 = Interrupt r	Interrupt Flag equest has oc equest has no	curred				

Preliminary © 2007 Microchip Technology Inc. heet4U.com Published by WWW.SKYTECH.ir

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

bit 0 INTOIF: External Interrupt 0 Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred



© 2007 Microchip Technology Inc.

Preliminary

D\$70165E-page:974U.com

Published by WWW.SKYTECH.ir

www.DadsPIC33F

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF
oit 7		l					bit
_egend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	1 = Interrupt r	T2 Transmitte request has oc request has no	curred	g Status bit			
bit 14	1 = Interrupt r	RT2 Receiver h request has oc request has <mark>no</mark>	curred	Status bit			
bit 13	1 = Interru <mark>pt</mark> r	nal Interrup <mark>t 2</mark> request has oc request has no	curred	it			
bit 12	1 = Interrupt r	Interrupt Flag equest has oc equest has no	curred				
pit 11	1 = Interrupt r	Interrupt Flag equest has oc equest has no	curred				
bit 10	OC4IF: Output 1 = Interrupt r		annel 4 Interr curred	upt Flag Status	bit		
bit 9	OC3IF: Output 1 = Interrupt r	-	annel 3 Interr curred	upt Flag Status	bit		11
bit 8	DMA2IF: DM 1 = Interrupt r		ata Transfer C curred	Complete Interre	upt Flag Status	bit	
bit 7	IC8IF: Input C 1 = Interrupt r		el 8 Interrupt curred	Flag Status bit	CTF	RON	
bit 6	1 = Interrupt r	Capture Chann equest has oc equest has no	curred	Flag Status bit			
bit 5	AD2IF: ADC2 1 = Interrupt r	-	complete Inter	rupt Flag Status	s bit		
bit 4	INT1IF: Exter 1 = Interrupt r	nal Interrupt 1 equest has oc equest has no	Flag Status bi curred	it			

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED) REGISTER 6-6:

- bit 3 **CNIF:** Input Change Notification Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred



Preliminary

DS70165E-page:994U.com **Published by WWW.SKYTECH.ir**

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit
D/M/ O	DAM 0	D/M/ O	DAM 0			DAVA	D/M/ O
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	T6IF: Timer6	Interrupt Flag	Status bit				
		equest has oc					
	-	equest has no					
bit 14				omplete Interr	upt Flag Status	bit	
		equest has oc equest has no					
bit 13	Unimplemen						
bit 12	-		annel 8 Interro	int Flag Status	bit		
		equest has oc		apt 1 lag Olatae			
		equest has no					
bit 11	OC7IF: Outpu	ut Compare Ch	nannel 7 Interro	upt Flag Status	s bit		
		equest has oc					
		equest has no					
bit 10		-	nannel 6 Interro	upt Flag Status	s bit		
		equest has oc equest has no					
bit 9			nannel 5 Interru	int Flag Status	s bit		
bit o		equest has oc		aptillag olalad	5.510		
		equest has no					
bit 8	IC6IF: Input C	apture Chann	el 6 Interrupt F	lag Status bit			10.00
		equest has oc					
		equest has no				land II.	
bit 7		-	el 5 Interrupt F	lag Status bit			
		equest has oc equest has no		$E \cup E$	C T R	\mathbf{O} N	
bit 6			el 4 Interrupt F				
DIT O	•	equest has oc	•	lag Olalus bil			
		equest has no					
bit 5	IC3IF: Input C	Capture Chann	el 3 Interrupt F	- lag Status bit			
		equest has oc					
	-	equest has no					
bit 4				omplete Interr	upt Flag Status	bit	
		equest has oc					
hit 0	-	equest has no	ot occurred	hit			
bit 3		equest has oc	-	on			

Preliminary © 2007 Microchip Technology Inc. heet4U.com Published by WWW.SKYTECH.ir

IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED) REGISTER 6-7:

- bit 2 C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SPI2EIF: SPI2 Error Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred



Preliminary

REGISTER 6	-8: IFS3:	INTERRUPT	FLAG STAT	US REGISTE	ER 3		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTAIF	—	DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF
oit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	FLTAIF: PW	M Fault A Interr	upt Flag Statu	is bit			
		request has oc					
		request has no					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	DMA5IF: DM	A Channel 5 D	ata Transfer C	Complete Interr	upt Flag Status	bit	
		request has <mark>oc</mark>					
		request has no					
bit 12		vent Interrupt F					
		request has oc					
	-	request has no					
bit 11		Error Interrupt	-	t			
		request has oc request has no					
bit 10		vent Interrupt F					
		request has oc					
		request has no					
bit 9		M Error Interrup		bit			
		request has oc					
		request has no					
bit 8	C2IF: ECAN2	2 Event Interrup	ot Flag Status	bit			10.00
	1 = Interrupt	request has oc	curred				_
	0 = Interrupt	request has no	t occurred				
bit 7		AN2 Receive D		errupt Flag Sta	tus bit		
		request has oc		EL E	СТЕ	ONI	
		request has no					
bit 6		rnal Interrupt 4	-	t			
		request has oc request has no					
bit 5	-			•			
DIL 5		rnal Interrupt 3 request has oc	-	L			
		request has oc					
	-	-					
bit 4		Interrupt Flag	Status bit				
bit 4		Interrupt Flag request has oc					
bit 4	1 = Interrupt	Interrupt Flag request has oc request has no	curred				
bit 4 bit 3	1 = Interrupt 0 = Interrupt	request has oc	curred t occurred				
	1 = Interrupt 0 = Interrupt T8IF: Timer8	request has oc request has no	curred t occurred Status bit				

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

IFS3: INTERRUPT FLAG STATUS REGISTER 3 (CONTINUED) REGISTER 6-8:

- bit 2 MI2C2IF: I2C2 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

bit 0 T7IF: Timer7 Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4034U.com **Published by WWW.SKYTECH.ir**

www.DadsPIC33F

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	_	—	—
oit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	FLTBIF
bit 7							bit (
Legend:							
R = Readable		W = Writable			nented bit, read		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN
bit 15-8	-	ted: Read as '					
bit 7			-	nterrupt Flag S	tatus bit		
		equest has occ equest has not					
bit 6	-			nterrupt Flag St	tatus bit		
		equest has oc		nterrupt Flag St			
		equest has not					
bit 5	DMA7IF: DM	A Channel 7 Da	ata Transfer C	complete Interru	upt Flag Status	bit	
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 4	DMA6IF: DM	A Channel 6 Da	ata Transfer C	Complete Interru	upt Flag Status	bit	
		equest has occ					
		equest has not					
bit 3	-	ted: Read as '		1.22			
bit 2		2 Error Interru		Dit			
		equest has occ equest has not					
bit 1		1 Error Interru		bit			
		equest has oc	•	Sit			
		equest has not					100
bit 0	FLTBIF: PWM	I Fault B Interr	upt Flag Statu	is bit			
	1 = Interrupt r	equest has occ	curred			land III	
	0 = Interrupt r	equest has not	toccurred				
				ELE	OT D		
				the second se			

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	
bit 15		•	·	·			bit 8	
DAMO	DAMO	DAMO	DAMO	DAM 0	D/W/ O	R/W-0	DAVO	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	
T2IE bit 7	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE bit C	
Legend:			F .1					
R = Readabl		W = Writable		-	mented bit, read			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 15	Unimplemen	ted: Read as	' 0'					
bit 14	-			Complete Interr	rupt Enable bit			
		request enable		emprete men				
		request not en						
bit 13	AD1IE: ADC1 Conversion Complete Interrupt Enable bit							
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit							
	1 = Interrupt request enabled 0 = Interrupt request not enabled							
bit 11				e hit				
	U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled							
		request not en						
bit 10	SPI1IE: SPI1	Event Interrup	ot Enable bit					
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 9	SPI1EIE: SPI1 Error Interrupt Enable bit							
	1 = Interrupt request enabled 0 = Interrupt request not enabled							
bit 8		Interrupt Enak						
		request enable						
		request not en						
bit 7	T2IE: Timer2	Interrupt Enat	ole bit					
	1 = Interrupt request enabled ELECTRONIC							
	0 = Interrupt request not enabled							
bit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit							
	 I = Interrupt request enabled 0 = Interrupt request not enabled 							
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit							
bit o	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 4	DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit							
	1 = Interrupt request enabled							
	-	request not en						
bit 3		Interrupt Enat						
		request enable request not en						
		iequest not en						

REGISTER 6-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

© 2007 Microchip Technology Inc.

Preliminary DS70165E-pager 4054 Published by WWW.SKYTECH.ir DS70165E-page 4054U.com

REGISTER 6-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2
 OC1IE: Output Compare Channel 1 Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 1
 IC1IE: Input Capture Channel 1 Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request enabled

 0 = Interrupt request enabled
 0 = Interrupt request enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled



Preliminary

© 2007 Microchip Technology me.heet4U.com

Published by WWW.SKYTECH.ir

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
pit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE
oit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	1 = Interrupt r 0 = Interrupt r	T2 Transmitte request enable request not enable	d abled				
bit 14	1 = Interrupt r 0 = Interrupt r	RT2 Receiver I request enable request not enable	d abled	le dit			
bit 13	1 = Interrupt r	nal Interrupt 2 equest enable equest not ena	d				
oit 12	1 = Interrupt r	Interrupt Enab equest enable equest not ena	d				
oit 11	T4IE: Timer4 1 = Interrupt r	Interrupt Enab equest enable equest not ena	le bit d				
pit 10	OC4IE: Output 1 = Interrupt r		annel 4 Interr d	upt Enable bit			
bit 9	1 = Interrupt r	ut Compare Ch equest enable equest not ena	d	upt Enable bit			
oit 8	1 = Interrupt r	A Channel 2 D equest has oc equest has no	curred	Complete Interr			
pit 7	1 = Interrupt r	Capture Chann request has oc request has no	curred	Enable bit			
bit 6	1 = Interrupt r	Capture Chann equest has oc equest has no	curred	Enable bit			
bit 5	1 = Interrupt r	2 Conversion C request has oc request has no	curred	rupt Enable bit			
oit 4		nal Interrupt 1 equest enable	d				

© 2007 Microchip Technology Inc.

DS70165E-page 4074U.com

Preliminary DS70165E4page14074 Published by WWW.SKYTECH.ir

REGISTER 6-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 **CNIE:** Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 Unimplemented: Read as '0' bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled



Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE
pit 15							bit
DAVA	DAMO	DAMO	DAM 0	DAMO	DAM 0	D/M/ O	D AM O
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE bit
Legend:							
R = Readable		W = Writable		•	mented bit, read		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		Interrupt Enab					
		equest enable equest not en					
bit 14	-		abled Data Transfer C	omploto Intor	rupt Enable bit		
511 14		request has oc					
		equest has no					
bit 13	Unimplemen	ted: Read as	0'				
bit 12	OC8IE: Outpu	ut Compare Ch	nannel 8 Interru	upt Enable bit			
	1 = Interrupt r	equest enable	d				
	0 = Interrupt r	equest not en	abled				
bit 11			nannel 7 Interru	upt Enable bit			
		equest enable equest not ena					
bit 10			nannel 6 Interru	unt Encoblo bit			
		equest enable		ipt Enable bit			
		equest not en					
bit 9	OC5IE: Outpu	ut Compare Ch	nannel 5 Interru	upt Enable bit			
	1 = Interrupt r	equest enable	d				
		equest not en					
bit 8			el 6 Interrupt E	nable bit			
		equest enable					
L:1 7		equest not en					
bit 7			el 5 Interrupt E				_
		equest enable equest not ena		LEC) T R (
bit 6		-	el 4 Interrupt E				
Sit 0		equest enable	•				
		equest not en					
bit 5	IC3IE: Input C	Capture Chann	el 3 Interrupt E	nable bit			
		equest enable equest not en					
bit 4	-	-	ata Transfer C	omplete Interr	rupt Enable bit		
		request has oc					
	0 = Interrupt r						
		946661.46					
bit 3	-	Event Interru					

REGISTER 6-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled

- 0 = Interrupt request not enabled
- bit 0 SPI2EIE: SPI2 Error Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled



Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com

H.ir

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTAIE	_	DMA5IE	DCIIE	DCIEIE	QEIIE	PWMIE	C2IE
bit 15						1	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	1 = Interrupt	M Fault A Intern request has oc request has no	curred				
bit 14	-	nted: Read as '					
bit 13	-	MA Channel 5 D		Complete Inter	rupt Enable bit		
Sit TO	1 = Interrupt	request has oc request has no	curred				
bit 12	DCIIE: DCI E	Event Interrupt I	Enable bit				
		request has oc request has no					
bit 11		Error Interrupt					
		request has oc					
bit 10		request has no Event Interrupt I					
		request has oc					
		request has no					
bit 9	PWMIE: PW	M Error Interrup	ot Enable bit				
		request has oc					
		request has no					
bit 8		2 Event Interru					
		request has oc request has no		- 1. 2			
bit 7		AN2 Receive D		errupt Enable I	bit		
		request has oc) T R () N I (
	0 = Interrupt	request has no	t occurred				
bit 6	INT4IE: Exte	ernal Interrupt 4	Enable bit				
		request has oc					
bit 5	-	request has no					
		ernal Interrupt 3 request has oc					
		request has no					
bit 4	-	9 Interrupt Enab					
		request has oc					
	-	request has no					
bit 3		3 Interrupt Enab					
		request has oc request has no					

REGISTER 6-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

© 2007 Microchip Technology Inc.

REGISTER 6-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

- bit 2
 MI2C2IE: I2C2 Master Events Interrupt Enable bit

 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

 bit 1
 SI2C2IE: I2C2 Slave Events Interrupt Enable bit

 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

 bit 0
 T7IE: Timer7 Interrupt Enable bit

 1 = Interrupt request has occurred
 1 = Interrupt request has not occurred
 - 0 = Interrupt request has not occurred



Preliminary

© 2007 Microchip Technology Inc.heet4U.com

Published by WWW.SKYTECH.ir

REGISTER 6-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	_	—	_	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	FLTBIE
bit 7							bit 0
Logondy							
Legend: R = Readable	bit	W = Writable	hit	II – I Inimpler	mented bit, read	ac '0'	
-n = Value at		'1' = Bit is set	UIT	$0^{\circ} = \text{Bit is cle}$		x = Bit is unkn	own
n = valde at				0 - Bit io olo	alou		iowii
bit 15-8	Unimplemen	ted: Read as '	כי				
bit 7	-	N2 Transmit D		nterrupt Enable	e bit		
		equest has occ					
		equest has not					
bit 6		N1 Transmit D	•	nterrupt Enable	ə bit		
		equest has occ equest has not					
bit 5		A Channel 7 D		Complete Enab	le Status bit		
		equest has occ					
	0 = Interrupt r	equest has not	occurred				
bit 4		A Channel 6 D		Complete Enab	le Status bit		
		equest has occored as has not					
bit 3		ted: Read as '					
bit 2		2 Error Interru					
		equest has occ					
		equest has not					
bit 1	U1EIE: UART	1 Error Interru	ot Enable bit				
		equest has occ				11 M A	
Lit 0		equest has not					
bit 0		A Fault B Interr	•				
		equest has occ					_
				: L E () T R () N I (

© 2007 Microchip Technology Inc.

Preliminary DS70165E-pager 4 54 Published by WWW.SKYTECH.ir DS70165E-pager4434U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T1IP<2:0>				OC1IP<2:0>	
oit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>				INT0IP<2:0>	
bit 7							bi
Legend:							
R = Readable	hit	W = Writable I	hit	II – Unimplei	mented bit, rea	ad as 'N'	
-n = Value at P		'1' = Bit is set	JIL	'0' = Bit is cle		x = Bit is unkn	own
	OR	1 - Dit 13 300		0 - Dit 13 010			own
bit 15	Unimpleme	nted: Read as 'o) [']				
bit 14-12	-	Timer1 Interrupt					
		upt is priority 7 (I	-	ity interrupt)			
	•	apt io priority i (i	ingridet priori	ity interrupt)			
	•						
	•						
		upt is priority <mark>1</mark> upt source is disa	abled				
bit 11		nted: Read as '					
bit 10-8	-	. Output Compa		1 Interrunt Prior	tity bits		
		upt is priority 7 (ł		=	ity bito		
	•	-prio priority r (i	g. eet p. e.				
	•						
	•	unt in main it. d					
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '(
bit 6-4	-	Input Capture C		orrupt Driarity b	ita		
511 0-4		upt is priority 7 (F			115		
	•		lighest phon	ity interrupt)			
	•						100
	•						
		upt is priority 1				1	
		upt source is dis					
bit 3	-	nted: Read as 'o		ALC: NO REAL			
bit 2-0		: External Interr		Street Street Street	: C I	KUNI	
	111 = Interr	up <mark>t is pr</mark> iority 7 (ł	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is disa	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>				OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC2IP<2:0>		_		DMA0IP<2:0>	
bit 7					•		bit
Legend:							
R = Readable	e hit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
	TOIL	T = Dit is set		0 - Dit 13 010			own
bit 15	Unimplemen	nted: Read as '	n'				
bit 14-12		Timer2 Interrupt					
		pt is priority 7 (I	-	v interrupt)			
	•		5	,			
	•		()			N	
	• 001 – Interru	pt is priority 1					
		ipt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8		: Output Compa		Interrupt Prior	ity bits		
		pt is priority 7 (I		-			
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 7	Unimplemen	nted: Read as '	0'				
bit 6-4	IC2IP<2:0>:	Input Capture C	Channel 2 Inte	errupt Priority b	its		
	111 = Interru	ıpt is priority 7 (I	highest priorit	y interrupt)			
	001 = Interru	pt is priority 1					
	000 = Interru	<mark>ipt source</mark> is dis	abled				
bit 3	Unimplemen	nted: Read as '	0'	: L F (TR	ONIC	
bit 2-0		>: DMA Chann			Interrupt Prio	rity bits	
	111 = Interru	ipt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
	001 – Intorru	pt is priority 1					
		ipt source is dis					

© 2007 Microchip Technology Inc.

Preliminary DS70166E4page14154 Published by WWW.SKYTECH.ir DS70165E-pager4454U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		U1RXIP<2:0>		—		SPI1IP<2:0>	
pit 15							b
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI1EIP<2:0>				T3IP<2:0>	
oit 7							b
agand.							
L egend: R = Readable I	hit	W = Writable	hit	LI – Unimplo	monted bit rea	d aa '0'	
n = Value at P		'1' = Bit is set		0° = Onimple	mented bit, rea	x = Bit is unkn	0000
n = value al P	UR	I = DILIS SEL			eareu		OWI
oit 15	Unimpleme	nted: Read as 'o	٦,				
bit 14-12	-	>: UART1 Rece		t Priority bite			
JI 14-12		upt is priority 7 (I	-	-			
	•	ipt is phoney 7 (i	ingricot priori	ity interrupt)			
	•						
	•						
		upt is priority <mark>1</mark> upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	-	SPI1 Event Int		ty bits			
		upt is priority 7 (I					
	•		inglicet priori	ity interrupty			
	•						
	•	und im main site of					
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	>: SPI1 Error Ir		ity bite			
511 0-4		pt is priority 7 (I		and the second			
	•		ingricot priori	ity interrupt)			
	•		-				100
	•						
		upt is priority 1 upt source is dis	abled				
oit 3		nted: Read as '					
	-	Fimer3 Interrupt			: O T I		
bit 2-0		upt is priority 7 (I		ty interrupt)	: C T F		
	•		iignest priori	iy interrupt)			
	•						
	•						
		upt is priority 1	مامام				
	000 = Interru	upt source is dis	apled				

U-0 RW-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - AD1IP<2:0> - U1TXIP<2:0> bit bit 7 U1TXIP bit U = Unimplemented bit, read as '0' Legend: W = Writable bit U = Unimplemented bit, read as '0' m = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP DMA1IP Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • </th <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>R/W-1</th> <th>R/W-0</th> <th>R/W-0</th>	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - AD1IP<2:0> - U1TXIP<2:0> bit 7 bit 7 bit acgend: A = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 1 001 = Interrupt is priority 1 000 = Interrupt is priority 7 (highest priority interrupt) 	—	_	_		—		DMA1IP<2:0>	
 AD1IP<2:0> AD1IP<2:0> UITXIP<2:0> bit 7 UITXIP<2:0> bit 7 W = Writable bit U = Unimplemented bit, read as 10' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) i i 001 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority interrupt) i i	oit 15							bit
 AD1IP<2:0> AD1IP<2:0> UTXIP<2:0> it 7 bit 7 egend: Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) i i 001 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority interrupt) i <li< li=""> <li<< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></li<<></li<>								
bit 7 bit Legend: W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt source is disabled bit 6-4 ADIIP<2:D>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
Legend: W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown pit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DIMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 Interrupt is priority 1 poor Interrupt source is disabled pit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits pit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits pit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits pit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits pit 2-0 UART1 Transmitter Interrupt Priority bits pit 2-0 UITXIP pit 2-0 UART1 Transmitter Interrupt Priority bits pit 2-0 UART1 Transmitter Interrupt Priority bits pit 2-0 UART1 Transmitter Interrupt Priority bits pit 2-0 UART1 Transmiter Interrupt Priority bits			AD1IP<2:0>		_		U1TXIP<2:0>	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled 001 bit 7 Unimplemented: Read as '0' 001 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 1 000 = Interrupt source is disabled 01 = Interrupt is priority 1 000 = Interrupt source is disabled 01 = Interrupt is priority 7 (highest priority bits) 01 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 7 (highest priority interrupt) 01 = Interrupt is priority 1 001 = Interrupt is priority 1 001 = Interrupt is priority	bit 7							bit
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown pit 15-11 Unimplemented: Read as '0' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits pit 11 = Interrupt is priority 1 000 = Interrupt source is disabled pit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits pit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits pit 11 = Interrupt is priority 7 (highest priority interrupt) oil = Interrupt is priority 1 000 = Interrupt source is disabled oit 3 Unimplemented: Read as '0' oit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits pit 2-0 U1TXIP oit 1 Interrupt is priority 7 (highest priority interrupt) .	-	lo hit	W - Writabla	hit	II – Unimplor	nonted hit rea	d ac '0'	
bit 15-11 Unimplemented: Read as 'o' DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								0,000
bit 10-8 DMA1IP-2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled 001 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt)						aleu		OWIT
bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt source is disabled 000 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled 001 = Interrupt source is disabled 001 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority priority bits 111 = Interrupt is priority 7 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt)	oit 15-11	Unimpleme	nted: Pead as "	0'				
<pre>111 = Interrupt is priority 7 (highest priority interrupt) </pre>		-			sfor Complete	Interrupt Prior	ity bite	
 001 = Interrupt is priority 1 000 = Interrupt source is disabled it 7 Unimplemented: Read as '0' it 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . .<td>10-0</td><td></td><td></td><td></td><td>-</td><td>interrupt i nor</td><td>ity bits</td><td></td>	10-0				-	interrupt i nor	ity bits	
<pre>000 = Interrupt source is disabled 000 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled 001 = Interrupt source is disabled 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 001 = Interrupt is priority 1 001 = Interrupt is priority 1 001 = Interrupt source is disabled</pre>		111 = Interr	upt is priority 7 (highest priority	(interrupt)			
<pre>000 = Interrupt source is disabled Dit 7 Unimplemented: Read as '0' AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Dit 3 Unimplemented: Read as '0' U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •</pre>		•						
<pre>000 = Interrupt source is disabled Dit 7 Unimplemented: Read as '0' AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Dit 3 Unimplemented: Read as '0' U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •</pre>		•						
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>								
bit 7 Unimplemented: Read as '0' AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •		•						
bit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • <td></td> <td></td> <td></td> <td>sabled</td> <td></td> <td></td> <td></td> <td></td>				sabled				
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	oit 7	000 <mark>=</mark> Interr	upt source is dis					
bit 3 bit 2-0 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled	bit 7 bit 6-4	000 <mark>=</mark> Interr Unimpleme	upt source is dis nted: Read as '	0'	Interrupt Prio	rity bits	\mathbf{i}	
000 = Interrupt source is disabled oit 3 Unimplemented: Read as '0' oit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • </td <td></td> <td>000 <mark>=</mark> Interr Unimpleme AD1IP<2:0></td> <td>upt source is dis nted: Read as ' ·: ADC1 Conver</td> <td>^{0'} sion Complete</td> <td>•</td> <td>rity bits</td> <td></td> <td></td>		000 <mark>=</mark> Interr Unimpleme AD1IP<2:0>	upt source is dis nted: Read as ' ·: ADC1 Conver	^{0'} sion Complete	•	rity bits		
000 = Interrupt source is disabled oit 3 Unimplemented: Read as '0' oit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • </td <td></td> <td>000 <mark>=</mark> Interr Unimpleme AD1IP<2:0></td> <td>upt source is dis nted: Read as ' ·: ADC1 Conver</td> <td>^{0'} sion Complete</td> <td>•</td> <td>rity bits</td> <td></td> <td></td>		000 <mark>=</mark> Interr Unimpleme AD1IP<2:0>	upt source is dis nted: Read as ' ·: ADC1 Conver	^{0'} sion Complete	•	rity bits		
000 = Interrupt source is disabled oit 3 Unimplemented: Read as '0' oit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • </td <td></td> <td>000 <mark>=</mark> Interr Unimpleme AD1IP<2:0></td> <td>upt source is dis nted: Read as ' ·: ADC1 Conver</td> <td>^{0'} sion Complete</td> <td>•</td> <td>rity bits</td> <td></td> <td></td>		000 <mark>=</mark> Interr Unimpleme AD1IP<2:0>	upt source is dis nted: Read as ' ·: ADC1 Conver	^{0'} sion Complete	•	rity bits		
000 = Interrupt source is disabled oit 3 Unimplemented: Read as '0' oit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • </td <td></td> <td>000 <mark>=</mark> Interr Unimpleme AD1IP<2:0></td> <td>upt source is dis nted: Read as ' ·: ADC1 Conver</td> <td>^{0'} sion Complete</td> <td>•</td> <td>rity bits</td> <td></td> <td></td>		000 <mark>=</mark> Interr Unimpleme AD1IP<2:0>	upt source is dis nted: Read as ' ·: ADC1 Conver	^{0'} sion Complete	•	rity bits		
bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled		000 = Interr Unimpleme AD1IP<2:0> 111 = Interr • •	upt source is dis inted: Read as ADC1 Conver upt is priority 7 (^{0'} sion Complete	•	rity bits		
<pre>111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled</pre>	bit 7 bit 6-4	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • • 001 = Intern	upt source is dis inted: Read as : ADC1 Conver upt is priority 7 (upt is priority 1	0' sion Complete highest priority	•	rity bits		
001 = Interrupt is priority 1 000 = Interrupt source is disabled	bit 6-4	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern	upt source is dis nted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis	o' sion Complete highest priority	•	rity bits		
000 = Interrupt source is disabled	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme	upt source is dis nted: Read as ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	0' sion Complete highest priority sabled 0'	v interrupt)	rity bits		
000 = Interrupt source is disabled	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0	upt source is dis inted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis inted: Read as ' >: UART1 Trans	0' sion Complete highest priority sabled 0' smitter Interrup	v interrupt) ot Priority bits	rity bits		
000 = Interrupt source is disabled	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0	upt source is dis inted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis inted: Read as ' >: UART1 Trans	0' sion Complete highest priority sabled 0' smitter Interrup	v interrupt) ot Priority bits	rity bits		
000 = Interrupt source is disabled	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0	upt source is dis inted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis inted: Read as ' >: UART1 Trans	0' sion Complete highest priority sabled 0' smitter Interrup	v interrupt) ot Priority bits	rity bits		
	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0 111 = Intern •	upt source is dis inted: Read as ' ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis inted: Read as '): UART1 Trans upt is priority 7 (0' sion Complete highest priority sabled 0' smitter Interrup	v interrupt) ot Priority bits	rity bits		
	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0 111 = Intern • • •	upt source is dis nted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans upt is priority 7 (upt is priority 1	0' sion Complete highest priority sabled 0' smitter Interrup highest priority	v interrupt) ot Priority bits	rity bits		
	bit 6-4 bit 3	000 = Intern Unimpleme AD1IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme U1TXIP<2:0 111 = Intern • • •	upt source is dis nted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans upt is priority 7 (upt is priority 1	0' sion Complete highest priority sabled 0' smitter Interrup highest priority	ot Priority bits v interrupt)			

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page14174 Published by WWW.SKYTECH.ir DS70165E-pager4474U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		CNIP<2:0>			—	—	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	N/ VV- I	MI2C1IP<2:0>	R/W-U	0-0	R/ W- I	SI2C1IP<2:0>	R/W-U
bit 7		WIIZO TT \2.02				0120111 <2.02	bit 0
Legend:							
R = Readab		W = Writable	bit	-	mented bit, re		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11-7 bit 6-4	000 = Inter Unimplem MI2C1IP<2 111 = Inter • •	rrupt is priority 1 rrupt source is dis ented: Read as 'o 2:0>: I2C1 Master rrupt is priority 7 (h	Events Inter		s		
		rupt source is dis					
bit 3	-	ented: Read as '		mt Deisslitz 1 if			
bit 2-0	111 = Inter • • • •	::0>: I2C1 Slave E rrupt is priority 7 (I rrupt is priority 1 rrupt source is dis	highest priori				
				E L E	СТ		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC8IP<2:0>		_		IC7IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	1\/ VV-1	AD2IP<2:0>	11/00-0	0-0	1\/ VV-1	INT1IP<2:0>	11/ 00-0
bit 7		AD211 <2.0>				INT III <2.0>	bit
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own
bit 15	-	ented: Read as '0					
bit 14-12		: Input Capture C			S		
	111 = Interr	rupt is priority 7 (h	ighest priority	/ interrupt)			
		upt is prio <mark>rity 1</mark>					
		upt source is disa					
bit 11	Unimpleme	ented: Read as 'o	,				
bit 10-8	IC7IP<2:0>	: Input Capture C	hannel 7 Inte	rrupt Prior <mark>ity bit</mark>	S		
	111 = Interr	upt is priority 7 (h	ighest priority	/ interrupt)			
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o	,				
bit 6-4	AD2IP<2:0:	-: ADC2 Convers	ion Complete	Interrupt Priorit	ty bits		
	111 = Interr	upt is priority 7 (h	ighest priority	/ interrupt)			
	•						
	• • • • • • • • • • • • • • • • • • • •	upt is priority 1	\sim				
		rupt is priority 1 rupt source is disa	abled				
bit 3	000 = Intern	upt source is disa					
bit 3 bit 2-0	000 = Intern Unimpleme	upt source is disa ented: Read as 'o			TR		
bit 3 bit 2-0	000 = Intern Unimpleme INT1IP<2:0	upt source is disa ented: Read as 'o >: External Interro	, up <mark>t 1 Pr</mark> iority I	0113	TR	0 N I C	
page 1	000 = Intern Unimpleme INT1IP<2:0	upt source is disa ented: Read as 'o	, up <mark>t 1 Pr</mark> iority I	0113	TR	0 N I C	
page 1	000 = Intern Unimpleme INT1IP<2:0	upt source is disa ented: Read as 'o >: External Interro	, up <mark>t 1 Pr</mark> iority I	0113	TR	ΟΝΙΟ	
page 1	000 = Intern Unimpleme INT1IP<2:0 111 = Intern •	upt source is disa ented: Read as 'o >: External Interro	, up <mark>t 1 Pr</mark> iority I	0113	TR	ΟΝΙΟ	

REGISTER 6-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

© 2007 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>		_		OC4IP<2:0>	
bit 15					I.		bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>		_		DMA2IP<2:0>	
bit 7							bi
Legend:							
R = Readable b	hit	W = Writable I	hit	U = Unimpler	mented hit re	ad as '0'	
-n = Value at P		(1' = Bit is set)	511	'0' = Bit is cle		x = Bit is unkn	own
				0 - 51110 010			
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	-	Timer4 Interrupt					
		rupt is priority 7 (h	-	ty interrupt)			
	•						
	:						
	001 = Interi	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o)'				
bit 10-8	OC4IP<2:0	>: Output Compa	re Channel 4	Interrupt Prior	ity bits		
	111 = Interi	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Inter	rupt source is disa	abled				
oit 7	Unimpleme	ented: Read as 'o)'				
oit 6-4		>: Output Compa			ity bits		
	111 = Interi	rupt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
		rupt is priority 1					
	000 = Intern	rupt source is disa	abled				
oit 3	Unimpleme	ented: Read as 'o)'				
oit 2-0		:0>: DMA Channe		Country in the local division of the local d	Interrupt Price	ority bits	
	111 = Interi	rup <mark>t is pr</mark> iority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
		rupt source is disa					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U2TXIP<2:0>		—		U2RXIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT2IP<2:0>		_		T5IP<2:0>	
bit 7							bit
Legend: R = Readable b	it	W = Writable I	hit	U = Unimplem	ented hit rea	das'0'	
-n = Value at PC		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
							-
bit 15	Unimpleme	nted: Read as 'o)'				
		>: UART2 Trans					
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
		upt is pri <mark>ority 1</mark>					
		upt source is disa					
	-	nted: Read as 'o					
		>: UART2 Rece	•	-			
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
		upt is priority 1					
		upt source is disa					
	-	nted: Read as 'o					
		: External Interr					
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
		upt is priority 1					
		upt source is disa			_		
bit 3	Unimpleme	nted: Read as 'o)'	ELFC	TR	0 N I (
bit 2-0	T5IP<2:0>: ⁻	Timer5 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa					

REGISTER 6-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0>		_		C1RXIP<2:0>	
oit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI2IP<2:0>				SPI2EIP<2:0>	
oit 7							bi
Legend:							
R = Readable I	bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'	
n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
oit 14-12	-	ECAN1 Event In		itv bits			
		upt is priority 7 (h					
	•		0 1	, , ,			
	•						
	•	upt is priority 1					
		upt is phone is disa	abled				
pit 11		nted: Read as 'o					
oit 10-8	-	D>: ECAN1 Rece		ady Interrupt Pr	riority bits		
		upt is priority 7 (h					
	•						
	•						
	• 001 – Interr	upt is priority 1					
		upt source is disa	abled				
oit 7		nted: Read as 'o					
oit 6-4	-	>: SPI2 Event Int		tv bits			
		upt is priority 7 (h					
	•		5 1	, ,			
						100 C	10.0
	• 001 - Interr	upt is priority 1					
		upt is phonty i upt source is disa	abled		_	the second s	
oit 3		nted: Read as '0					
pit 2-0		0>: SPI2 Error In		ity hits	C T		
		upt is priority 7 (h	-	· · · · · · · · · · · · · · · · · · ·			
	•		grioot priori	.,			
	•						
	•	untin nativity d					
		upt is priority 1	abled				
	000 = Interr	upt source is disa	apied				

REGISTER 6-	24: IPC9	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 9		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15				•			bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC3IP<2:0>				DMA3IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable b	oit		mented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	•	ented: Read as 'o					
bit 14-12		: Input Capture C			oits		
	111 = Interi	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•		0				
		rupt is pri <mark>ority 1</mark>					
		rupt source is disa					
bit 11	-	ented: Read as 'o					
bit 10-8		: Input Capture C			pits		
	111 = Interi	rupt is priority 7 (h	highest priorit	ty interrupt)			
	•						
	•						
		rupt is priority 1					
1 ** -		rupt source is disa					
bit 7		ented: Read as '0					
bit 6-4		: Input Capture C			oits		
	= Interi	rupt is priority 7 (h	lignest priorit	ty interrupt)			
		_					
	•				_		
		rupt is priority 1 rupt source is disa	phlad		_		
hit 2		ented: Read as '0					
bit 3	-			nofor Complete	Interrupt Drie		
bit 2-0		:0>: DMA Channe rupt is priority 7 (h	100 million (100 m	and the second se	e interrupt Pric	Sincy bits	
	•	upt is priority 7 (i	iignest phon	ly interrupt)			
	•						
	•	untin nut it d					
		rupt is priority 1 rupt source is disa	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC7IP<2:0>				OC6IP<2:0>	
pit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC5IP<2:0>				IC6IP<2:0>	
bit 7							bi
agand.							
Legend: R = Readable	hi+	M/ - Mritabla k	.it	LI – Unimplo	monted hit rea		
r = Readable -n = Value at F		W = Writable t '1' = Bit is set	JIL	0° = Onimple	mented bit, rea	x = Bit is unkn	0110
n = value al F	OR	I = DILIS Set			eared		own
bit 15	Unimpleme	nted: Read as 'o),				
bit 14-12	-	•: Output Compa		7 Interrupt Prio	rity bite		
511 14-12		upt is priority 7 (h		•	They bits		
	•	upt is priority 7 (i	iignest priori	ty interrupt)			
	•						
	•						
		upt is priority <mark>1</mark> upt source is disa	phlod				
bit 11		nted: Read as 'o					
bit 10-8	-	. Output Compa		S Interrupt Prio	rity bite		
		upt is priority 7 (h		-	inty bits		
	•		ingricer priori	ty interrupty			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as 'o					
	-			Eleterrupt Drie	rity hito		
oit 6-4		Output Compa upt is priority 7 (h			nty bits		
	•	upt is priority 7 (i	lighest phon	ty interrupt)			
	•						100
	•						_
		upt is priority 1 upt source is disa	a h la d				
hit O		-					
oit 3	-	nted: Read as 'o					
oit 2-0		Input Capture C			DITS	KUNI	IG
	•	up <mark>t is pr</mark> iority 7 (h	ingriest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is disa	abled				

REGISTER 6	-26: IPC11	: INTERRUPT	PRIORITY		REGISTER 1	1	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		—		DMA4IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	—		—		OC8IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
							-
bit 15	Unimplemen	ted: Read as 'o	,				
bit 14-12	-	imer6 Interrupt					
		pt is priority 7 (h		ty interrupt)			
	•		•				
	001 = Interru	pt is pri <mark>ority 1</mark>					
		pt source is disa	abled				
bit 11	Unimplemen	ted: Read as '0	,				
bit 10-8	DMA4IP<2:0	>: DMA Channe	el 4 Data Tra	nsfer Complete	Interrupt Prio	rity bits	
	111 = Interru	pt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	001 = Interru	pt is priority 1					
		pt source is disa	abled				
bit 7-3	Unimplemen	ted: Read as '0	3				
bit 2-0	OC8IP<2:0>:	Output Compa	re Channel 8	B Interrupt Prior	ity bits		
	111 = Interru	pt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	001 = Interru	pt is priority 1					
		pt source is disa	abled				
				E L E (7 T R	ΟΝΙΟ	

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page14254 Published by WWW.SKYTECH.ir DS70165E-pager4254U.com

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T8IP<2:0>				MI2C2IP<2:0>	
oit 15							bit
		DAA/ O	D 444 0		D 44/4	D M A	DANCO
U-0	R/W-1	R/W-0 SI2C2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0	R/W-0
 bit 7		512021P<2:0>		—		T7IP<2:0>	bit (
_egend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplemen	nted: Read as 'o)'				
oit 14-12	T8IP<2:0>: 7	Timer8 Interrupt	Priority bits				
	111 = Interru	ipt is priority 7 (h	highest priori	ty interrupt)			
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 11	Unimplemer	nted: Read as 'o					
bit 10-8	MI2C2IP<2:0	>: I2C2 Master	Events Inter	rupt Priority bits	s		
	111 = Interru	ipt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		pt is priority 1					
	000 = Interru	pt source is disa	abled				
pit 7	Unimplemer	nted: Read as 'c)'				
bit 6-4		>: I2C2 Slave E					
	111 = Interru	ipt is priority 7 (h	nighest priori	ty interrupt)			
		_	_				_
		pt is priority 1					
		ipt source is disa					
bit 3	-	nted: Read as 'o		10 A 10			
bit 2-0		imer7 Interrupt	-		CTH	4 U N I	
	111 = Interru	ipt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		pt is priority 1					
	000 = Interru	pt source is disa	abled				

REGISTER 6	-28: IPC1	13: INTERRUPT	PRIORITY	CONTROL	REGISTER	13	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C2RXIP<2:0>		—		INT4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		INT3IP<2:0>		—		T9IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable		W = Writable b	bit	-	emented bit, re		
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 15	-	ented: Read as '0			/		
bit 14-12		:0>: ECAN2 Rece			Priority bits		
	111 = Inter	rrupt is priority 7 (h	ignest priori	ty interrupt)			
	•						
	•					N	
		rrupt is pri <mark>ority 1</mark> rrupt source is disa	blod				
bit 11							
bit 10-8		ented: Read as '0 0>: External Interro		hita			
DIL TU-0		rupt is priority 7 (h					
	•	rupt to priority 7 (ii	ignoot phon	ly interrupt)			
	•						
	•	rupt is priority 1					
		rupt source is disa	abled				
bit 7		ented: Read as '0					
bit 6-4		0>: External Interru		bits			
		rrupt is priority 7 (h					
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled	- H. I	_		
bit 3	Unimplem	ented: Read as 'o	,				
bit 2-0	T9IP<2:0>	: Timer9 Interrupt I	Pr <mark>iority</mark> bits	5 L E (CTR	ONI	
	111 = Inter	rrupt is priority 7 (h	ig <mark>hest prior</mark> i	ty interrupt)			
	•						
	•						
		rrupt is priority 1 rrupt source is disa					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		DCIEIP<2:0>				QEIIP<2:0>	
bit 15					•		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		PWMIP<2:0>		—		C2IP<2:0>	
bit 7							bit
Logondu							
Legend: R = Readable b	:+	W = Writable	bit.	LI – Unimploy	monted hit rea	d oo 'O'	
n = Value at P('1' = Bit is set	UIL	$0^{\circ} = \text{Orimpien}$ $0^{\circ} = Bit is clear$	mented bit, read	x = Bit is unkn	0000
	JR	I = Dit is set			aleu		OWIT
bit 15	Unimpleme	ented: Read as 'o	· ·				
bit 14-12		>: DCI Error Inte		hits			
		upt is priority 7 (I	-				
	•	apt to priority 7 (i	ingricot priori	ty interrupt)			
	•						
	•	unt in muinmit of					
		upt is priority 1 upt source is dis	abled				
bit 11		ented: Read as '					
	-	: QEI Interrupt P					
		upt is priority 7 (I	•	tv interrupt)			
	•		5 1	, 1,			
	•						
	• 001 – Interr	upt is priority 1					
		upt source is dis	abled				
bit 7		nted: Read as 'o					
bit 6-4	PWMIP<2:0	>: PWM Interrup	ot Priority bits				
		upt is priority 7 (I					
	•						
	0.01 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	ented: Read as 'o	o '				_
bit 2-0	C2IP<2:0>:	ECAN2 Event In	terrupt Priori	ty bits	E C T F	3 O N I	
	111 = Interr	upt is priority 7 (I	nighest priori				
	•						
	•						
	- 001 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		FLTAIP<2:0>		_	_	—	
pit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		DMA5IP<2:0>		—		DCIIP<2:0>	h:i. 0
oit 7							bit 0
_egend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimplen	nented bit, rea	id as '0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15	Unimpleme	ented: Read as 'o)'				
it 14-12	-	0>: PWM Fault A		ority bits			
		rupt is priority 7 (h		•			
	•		0 1				
	•						
	• 001 - Inter	rupt is pri <mark>prity 1</mark>					
		rupt is pri <mark>ority 1</mark> rupt source is disa	abled				
it 11-7	000 = Inter	rupt source is disa					
	000 = Inter Unimpleme	rupt source is disa ented: Read as 'o)'	nsfer Complete	Interrupt Prior	rity bits	
	000 = Inter Unimpleme DMA5IP<2	rupt source is disa ented: Read as '(:0>: DMA Channe) el 5 Data Trai	-	Interrupt Prior	rity bits	
	000 = Inter Unimpleme DMA5IP<2	rupt source is disa ented: Read as 'o) el 5 Data Trai	-	Interrupt Prior	rity bits	
	000 = Inter Unimpleme DMA5IP<2	rupt source is disa ented: Read as '(:0>: DMA Channe) el 5 Data Trai	-	Interrupt Prior	rity bits	
	000 = Inter Unimpleme DMA5IP<2 111 = Inter • •	rupt source is disa ented: Read as 'c :0>: DMA Channe rupt is priority 7 (h) el 5 Data Trai	-	Interrupt Prior	rity bits	
	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • • 001 = Inter	rupt source is disa ented: Read as '(:0>: DMA Channe rupt is priority 7 (h rupt is priority 1)' el 5 Data Tra highest priorit	-	Interrupt Prior	rity bits	
bit 11-7 bit 6-4 bit 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • 001 = Inter 000 = Inter	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa)' el 5 Data Tran highest priorit abled	-	Interrupt Prior	rity bits	
bit 6-4 bit 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • 001 = Inter Unimpleme	rupt source is disa ented: Read as 'c :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'c	o' el 5 Data Tran highest priorit abled	ty interrupt)	Interrupt Prior	rity bits	
bit 6-4 bit 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • 001 = Inter 000 = Inter Unimpleme DCIIP<2:0>	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter)' el 5 Data Tran highest priorit abled)' rupt Priority I	ty interrupt) bits	Interrupt Prior	rity bits	
bit 6-4	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • 001 = Inter 000 = Inter Unimpleme DCIIP<2:0>	rupt source is disa ented: Read as 'c :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'c)' el 5 Data Tran highest priorit abled)' rupt Priority I	ty interrupt) bits	Interrupt Prior	rity bits	
it 6-4 it 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • 001 = Inter 000 = Inter Unimpleme DCIIP<2:0>	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter)' el 5 Data Tran highest priorit abled)' rupt Priority I	ty interrupt) bits	Interrupt Prior	rity bits	
bit 6-4 bit 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter • • • • • • • • • • • • • • • • • • •	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter rupt is priority 7 (h)' el 5 Data Tran highest priorit abled)' rupt Priority I	ty interrupt) bits	Interrupt Prior	rity bits	
it 6-4 it 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter 001 = Inter 000 = Inter Unimpleme DCIIP<2:0> 111 = Inter 001 = Inter	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter rupt is priority 7 (h	o' el 5 Data Tran highest priorit abled o' rupt Priority I highest priorit	ty interrupt) bits	Interrupt Prior	rity bits	
it 6-4 it 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter 001 = Inter 000 = Inter Unimpleme DCIIP<2:0> 111 = Inter 001 = Inter	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter rupt is priority 7 (h	o' el 5 Data Tran highest priorit abled o' rupt Priority I highest priorit	ty interrupt) bits	Interrupt Prior	rity bits	
bit 6-4 bit 3	000 = Inter Unimpleme DMA5IP<2 111 = Inter 001 = Inter 000 = Inter Unimpleme DCIIP<2:0> 111 = Inter 001 = Inter	rupt source is disa ented: Read as 'o :0>: DMA Channe rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as 'o >: DCI Event Inter rupt is priority 7 (h	o' el 5 Data Tran highest priorit abled o' rupt Priority I highest priorit	ty interrupt) bits	Interrupt Prior	rity bits	

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page14294 Published by WWW.SKYTECH.ir DS70165E-pager4294U.com

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—		_	_			U2EIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1EIP<2:0>		—		FLTBIP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-11	Unimplemen	nted: Read as 'o	,				
bit 10-8	U2EIP<2:0>:	UART2 Error In	terrupt Prior	ity bits			
	111 = Interru	pt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	001 = Interru	pt is priority 1					
		pt source is disa	abled				
bit 7		ted. Deed as (a					
	Unimplemen	ited: Read as 0					
	-	UART1 Error In		ity bits			
	U1EIP<2:0>:		terrupt Prior				
	U1EIP<2:0>:	UART1 Error In	terrupt Prior				
	U1EIP<2:0>:	UART1 Error In	terrupt Prior				
bit 6-4	U1EIP<2:0>: 111 = Interru •	UART1 Error In pt is priority 7 (h	terrupt Prior				
	U1EIP<2:0>: 111 = Interru • • 001 = Interru	UART1 Error In pt is priority 7 (h	iterrupt Prior ighest priorit				
bit 6-4	U1EIP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru	UART1 Error In pt is priority 7 (h pt is priority 1	iterrupt Prior ighest priorit abled				
	U1EIP<2:0>: 111 = Interru • • • • • • • • • • • • • • • • • •	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa	iterrupt Prior ighest priorit	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0>	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa	abled	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0>	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '0 : PWM Fault B	abled	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0>	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '0 : PWM Fault B	abled	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0> 111 = Interru •	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '0 >: PWM Fault B pt is priority 7 (h	abled	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0> 111 = Interru 001 = Interru	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '0 >: PWM Fault B pt is priority 7 (h	abled ighest priorit	ty interrupt)			
bit 6-4 bit 3	U1EIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen FLTBIP<2:0> 111 = Interru 001 = Interru	UART1 Error In pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as '0 : PWM Fault B pt is priority 7 (h	abled ighest priorit	ty interrupt)			

REGISTER 6-	32: IPC	17: INTERRUPT	PRIORITY	CONTROL	REGISTER	17	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C2TXIP<2:0>		—		C1TXIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		DMA7IP<2:0>		_		DMA6IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	Unimplem	nented: Read as '0	,				
bit 14-1 <mark>2</mark>	C2TXIP<2	:0>: ECAN2 Trans	mit Data Re	quest Interrupt	Priority bits		
	111 = Inte	rrupt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	001 = Inte	rrupt is pri <mark>ority 1</mark>					
	000 = Inte	rrupt sourc <mark>e is disa</mark>	abled				
bit 11	-	ented: Read as 'o					
bit 10-8		:0>: ECAN1 Trans			Priority bits		
	111 = Inte	rrupt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	•						
		rrupt is priority 1					
		rrupt source is disa					
bit 7		ented: Read as '0					
bit 6-4		2:0>: DMA Channe			e Interrupt Price	ority bits	
	111 = Inte	rrupt is priority 7 (h	ighest priorit	ty interrupt)			
			_				
		rrupt is priority 1					
		rrupt source is disa					
bit 3		ented: Read as '0					
bit 2-0		2:0>: DMA Channe	100 m	and the second se	e Interrupt Price	ority bits	
	111 = Inte	rrupt is priority 7 (h	ighest priorit	ty interrupt)			
	•						
	•						
		rrupt is priority 1	h la d				
	000 = Inte	rrupt source is disa	Dea				

REGISTER 6	6-33: INTTR	EG: INTERRU	PT CONT	ROL AND ST	ATUS REGI	STER	
R-0	R/W-0	U-0	U-0	R-0	R-0	R-0	R-0
—		—			ILR	<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		L:1.0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '0'					
bit 11-8		U Interrupt Priori	-	3			
	1111 = CPU	Interrupt Priority	Level is 15				
		Interrupt Pr <mark>iority</mark> Interrupt Priority					
bit 7	Unimplemen	ted: Read as '0'					
bit 6-0	VECNUM: Ve	ctor Number of	Pending Inte	errupt bits			
	0111111 = In	terrupt Vector p	ending is nu	mber 135			
	•						
	•						
	0000001 = In	terrupt Vector p	endina is nu	mber 9			
		terrupt Vector p					
					-	_	
						E P	
				FIE	CT	RON	

6.4 Interrupt Setup Procedures

6.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

6.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

SKYTECH

© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 4334U.com

Published by WWW.SKYTECH.in

NOTES:



DS70165E-page 134

7.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33F peripherals that can utilize DMA are listed in Table 7-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 7-1: PERIPHERALS WITH DMA CUDDODT

SUPPORT								
Peripheral	IRQ Number							
INT0	0							
Input Capture 1	1							
Input Capture 2	5							
Output Compare 1	2							
Output Compare 2	6							
Timer2	7							
Timer3	8							
SPI1	10							
SPI2	33							
UART1 Reception	11							
UART1 Transmission	12							
UART2 Reception	30							
UART2 Transmission	31							
ADC1	13							
ADC2	21							
DCI	60							
ECAN1 Reception	34							
ECAN1 Transmission	70							
ECAN2 Reception	55							
ECAN2 Transmission	71							

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:


- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations.

ELECTRONI

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

Preliminary

FIGURE 7-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS



Preliminary

Published by WWW.SKYTEC

7.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAx-CNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB will read the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in

an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

7.2 DMAC Operating Modes

Each DMA channel has its own status and control register (DMAxCON) that is used to configure the channel to support the following operating modes:

- Word or byte size data transfers
- Peripheral to DMA RAM or DMA RAM to peripheral transfers
- Post-increment or static DMA RAM address
- One-shot or continuous block transfers
- Auto-switch between two start addresses after each transfer complete (Ping-Pong mode)
- Force a single DMA transfer (Manual mode)

Each DMA channel can be independently configured to:

- · Select from one of 20 DMA request sources
- · Manually enable or disable the DMA channel
- Interrupt the CPU when the transfer is half or fully complete

DMA channel interrupts are routed to the interrupt controller module and enabled through associated enable flags.

The channel DMA RAM and peripheral write collision Faults are combined into a single DMAC error trap (Level 10) and are not maskable. Each channel has DMA RAM write collision (XWCOLx) and peripheral

© 2007 Microchip Technology ne.heet4U.com

write collision (PWCOLx) status bits in a DMAC Status register (DMACS0) to allow the DMAC error trap handler to determine the source of the Fault condition.

7.2.1 BYTE OR WORD TRANSFER

Each DMA channel can be configured to transfer words or bytes. As usual, words can only be moved to and from aligned (even) addresses. Bytes can be moved to or from any (legal) address.

If the SIZE bit (DMAxCON<14>) is clear, word sized data is transferred. The LSb of the DMA RAM Address register (DMAxSTA or DMAxSTB) is ignored. If Post-Increment Addressing mode is enabled, the DMA RAM Address register is incremented by 2 after every word transfer.

If the SIZE bit is set, byte sized data is transferred. If Post-Increment Addressing is enabled, the DMA RAM Address register is incremented by 1 after every byte transfer.

Note: DMAxCNT value is independent of data transfer size (byte/word). If an address offset is required, a 1-bit left shift of the counter is required to generate the correct offset for (aligned) word transfers.

7.2.2 ADDRESSING MODES

The DMAC supports Register Indirect and Register Indirect Post-Increment Addressing modes for DMA RAM addresses (source or destination). Each channel can select the DMA RAM Addressing mode independently. The Peripheral SFR is always accessed using Register Indirect Addressing.

If the AMODE<1:0> bits (DMAxCON<5:4>) are set to '01', Register Indirect Addressing without Post-Increment is used, which implies that the DMA RAM address remains constant.

If the AMODE<1:0> bits are clear, DMA RAM is accessed using Register Indirect Addressing with Post-Increment, which means the DMA RAM address will be incremented after every access Any DMA channel can be configured to operate in Peripheral Indirect Addressing mode by setting the AMODE<1:0> bits to '10'. In this mode, the DMA RAM source or destination address is partially derived from the peripheral as well as the DMA Address registers. Each peripheral module has a pre-assigned peripheral indirect address which is logically ORed with the DMA Start Address register to obtain the effective DMA RAM address. The DMA RAM Start Address register value must be aligned to a power-of-two boundary.

Note:	Only the ECAN and ADC modules can use
	Peripheral Indirect Addressing

7.2.3 DMA TRANSFER DIRECTION

Each DMA channel can be configured to transfer data from a peripheral to DMA RAM, or from DMA RAM to a peripheral.

If the DIR bit (DMAxCON<13>) is clear, the reads occur from a peripheral SFR (using the DMA Peripheral Address register, DMAxPAD) and the writes are directed to the DMA RAM (using the DMA RAM Address register).

If the DIR bit (DMAxCON<13>) is set, the reads occur from the DMA RAM (using the DMA RAM Address register) and the writes are directed to the peripheral (using the DMA Peripheral Address register, DMAxPAD).

7.2.4 NULL DATA PERIPHERAL WRITE MODE

If the NULLW bit (DMAxCON<11>) is set, a null data write to the peripheral SFR is performed in addition to a data transfer from the peripheral SFR to DMA RAM (assuming the DIR bit is clear). This mode is most useful in applications in which sequential reception of data is required without any data transmission

E L E C T R O N I

Published by WWW.SKYTECH.in

Preliminary

7.2.5 CONTINUOUS OR ONE-SHOT **OPERATION**

Each DMA channel can be configured for One-Shot or Continuous mode operation.

If MODE<0> (DMAxCON<0>) is clear, the channel operates in Continuous mode.

When all data has been moved (i.e., buffer end has been detected), the channel is automatically reconfigured for subsequent use. During the last data transfer, the next Effective Address generated will be the original start address (from the selected DMAxSTA or DMAxSTB register). If the HALF bit (DMAxCON<12>) is clear, the transfer complete interrupt flag (DMAxIF) is set. If the HALF bit is set, DMAxIF will not be set at this time and the channel will remain enabled.

If MODE<0> is set, the channel operates in One-Shot mode. When all data has been moved (i.e., buffer end has been detected), the channel is automatically disabled. During the last data transfer, no new Effective Address is generated and the DMA RAM Address register retains the last DMA RAM address that was accessed. If the HALF bit is clear, the DMAxIF bit is set. If the HALF bit is set, the DMAxIF will not be set at this time and the channel is automatically disabled.

7.2.6 **PING-PONG MODE**

When the MODE<1> bit (DMAxCON<1>) is set by the user, Ping-Pong mode is enabled.

In this mode, successive block transfers alternately select DMAxSTA and DMAxSTB as the DMA RAM start address. In this way, a single DMA channel can be used to support two buffers of the same length in DMA RAM. Using this technique maximizes data throughput by allowing the CPU time to process one buffer while the other is being loaded.

7.2.7 MANUAL TRANSFER MODE

A manual DMA request can be created by setting the FORCE bit (DMAxREQ<15>) in software. If already enabled, the corresponding DMA channel executes a single data element transfer rather than a block transfer

The FORCE bit is cleared by hardware when the forced DMA transfer is complete and cannot be cleared by the user. Any attempt to set this bit prior to completion of a DMA request that is underway will have no effect.

The manual DMA transfer function is a one-time event. The DMA channel always reverts to normal operation (i.e., based on hardware DMA requests) after a forced (manual) transfer.

This mode provides the user a straightforward method of initiating a block transfer. For example, using Manual mode to transfer the first data element into a serial peripheral allows subsequent data within the buffer to be moved automatically by the DMAC using a 'transmit buffer empty' DMA request.

7.2.8 DMA REQUEST SOURCE SELECTION

Each DMA channel can select between one of 128 interrupt sources to be a DMA request for that channel, based on the contents of the IRQSEL<6:0> bits (DMAxREQ<6:0>). The available interrupt sources are device dependent. Please refer to Table 7-1 for IRQ numbers associated with each of the interrupt sources that can generate a DMA transfer.

7.3 **DMA Interrupts and Traps**

Each DMA channel can generate an independent 'block transfer complete' (HALF = 0) or 'half block transfer complete' (HALF = 1) interrupt. Every DMA channel has its own interrupt vector and therefore, does not use the interrupt vector of the peripheral to which it is assigned. If a peripheral contains multi-word buffers, the buffering function must be disabled in the peripheral in order to use DMA. DMA interrupt requests are only generated by data transfers and not by peripheral error conditions.

The DMA controller can also react to peripheral and DMA RAM write collision error conditions through a nonmaskable CPU trap event. A DMA error trap is generated in either of the following Fault conditions:


- DMA RAM data write collision between the CPU and a peripheral
 - This condition occurs when the CPU and a peripheral attempt to write to the same DMA RAM address simultaneously
- Peripheral SFR data write collision between the CPU and the DMA controller
 - This condition occurs when the CPU and the DMA controller attempt to write to the same peripheral SFR simultaneously

The channel DMA RAM and peripheral write collision Faults are combined into a single DMAC error trap (Level 10) and are nonmaskable. Each channel has DMA RAM Write Collision (XWCOLx) and Peripheral Write Collision (PWCOLx) status bits in the DMAC Status register (DMACS) to allow the DMAC error trap handler to determine the source of the Fault condition.

Preliminary © 2007 Microchip Technology Me.heet/ Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

7.4 DMA Initialization Example

The following is a DMA initialization example:



SKYTECH

Preliminary

Published by WWW.SKYTECH.ir

DS70165E-page 4394U.com

REGISTER 7-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
CHEN	SIZE	DIR	HALF	NULLW	_	_	—			
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
—	—	- AMODE<1:0>			—	MODE<1:0>				
bit 7							bit (
Legend:										
R = Readable b	oit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	CHEN: Chan	nel Enable bit								

DMAXCON: DMA CHANNEL X CONTROL REGISTER REGISTER 7-1.

R = Readable I	vv = vvritable bit	0 = 0 nimplemented bit, rea	
-n = Value at P	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	CHEN: Channel Enable bit 1 = Channel enabled 0 = Channel disabled		
bit 14	SIZE: Data Transfer Size bit		
	1 = Byte 0 = Word		
bit 13	DIR: Transfer Direction bit (source/dest		
	1 = Read from DMA RAM address, writ 0 = Read from peripheral address, write		
bit 12	HALF: Early Block Transfer Complete I	·	
	 1 = Initiate block transfer complete inte 0 = Initiate block transfer complete inte 		
bit 11	NULLW: Null Data Peripheral Write Mo		
	1 = Null data write to peripheral in addit0 = Normal operation	tion to DMA RAM write (DIR bit	must also be clear)
bit 10-6	Unimplemented: Read as '0'		
bit 5-4	AMODE<1:0>: DMA Channel Operatin		
	11 = Reserved (will act as Peripheral Ir 10 = Peripheral Indirect Addressing mo		
	01 = Register Indirect without Post-Incr		
	00 = Register Indirect with Post-Increm	ent mode	
bit 3-2	Unimplemented: Read as '0'		
bit 1-0	MODE<1:0>: DMA Channel Operating		
	11 = One-Shot, Ping-Pong modes enal 10 = Continuous, Ping-Pong modes en		each DIVIA RAIM buller)
	01 = One-Shot, Ping-Pong modes disa	bled	
	00 = Continuous, Ping-Pong modes dis	abled	

Preliminary © 2007 Microchip Terminlogy in a.heet4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

REGISTER 7-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown FORCE: Force DMA Transfer bit⁽¹⁾ bit 15 1 = Force a single DMA transfer (Manual mode) 0 = Automatic DMA transfer initiation by DMA request Unimplemented: Read as '0' bit 14-7 bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete. 2: Please see Table 6-1 for a complete listing of IRQ numbers for all interrupt sources. E L E C T R O N I

Preliminary

REGISTER 7-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-0	STA<15:0>:	Primary DMA R	AM Start Add	dress bits (sour	ce or destination	on)	
Note 1: A re	ead of this addr	ess register wil	I return the c	urrent contents	of the DMA R	AM Address reg	ister, not the

Note 1: A read of this address register will return the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 7-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W- 0	R/W-0	R/W-0
			STB∢	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable bit	t	U = Unimpleme	ented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own
bit 15-0	STB<15:0>:	Secondary DMA	RAM Start /	Address bits (sou	urce or destina	ation)	

Note 1: A read of this address register will return the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

Preliminary

Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com

DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾ **REGISTER 7-5:**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-0 PA	D<15:0>:	Peripheral Addı	ress Register	bits			
Note 1: If the ch	annol is a	nabled (i.e., acti	ivo) writos to	this register m	v rocult in upp	radictable baba	wior of the
REGISTER 7-6:	DMAx	CNT: DMA CI	HANNEL x T	RANSFER C		STER ⁽¹⁾	
REGISTER 7-6: U-0	DMAx U-0	CNT: DMA CH	HANNEL x T	U-0	OUNT REGIS	STER ⁽¹⁾ U-0	R/W-0
U-0							CNT<9:8> ⁽²
U-0							CNT<9:8> ⁽²
U-0 — bit 15	U-0 —	U-0	U-0 —	U-0	U-0 —	U-0 —	CNT<9:8>(2 bit
U-0			U-0 — R/W-0	U-0 — R/W-0			CNT<9:8> ⁽²
U-0 — bit 15 R/W-0	U-0 —	U-0	U-0 — R/W-0	U-0	U-0 —	U-0 —	CNT<9:8>(2 bit 8
U-0 — bit 15 R/W-0	U-0 —	U-0	U-0 — R/W-0	U-0 — R/W-0	U-0 —	U-0 —	CNT<9:8> ⁽² bit 8 R/W-0
U-0 — bit 15 R/W-0 bit 7	U-0 —	U-0	U-0 — R/W-0	U-0 — R/W-0	U-0 —	U-0 —	CNT<9:8> ⁽² bit 8 R/W-0
U-0 — bit 15 R/W-0 bit 7 Legend:	U-0 —	U-0	U-0 — R/W-0 CNT	U-0 — R/W-0 <7:0>	U-0 —	U-0 	CNT<9:8> ⁽² bit 8 R/W-0
bit 15	U-0 — R/W-0	U-0 — R/W-0	U-0 — R/W-0 CNT-	U-0 — R/W-0 <7:0>	U-0 R/W-0	U-0 	CNT<9:8> ⁽² bit a R/W-0 bit (
U-0 bit 15 R/W-0 bit 7 Legend: R = Readable bit -n = Value at POR	U-0 — R/W-0	U-0 — R/W-0 W = Writable I '1' = Bit is set	U-0 — R/W-0 CNT-	U-0 — R/W-0 <7:0> U = Unimplem	U-0 R/W-0	U-0 — R/W-0 as '0'	CNT<9:8> ⁽² bit a R/W-0 bit (
U-0 bit 15 R/W-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 15-10 Ur	U-0 	U-0 — R/W-0 W = Writable I '1' = Bit is set	U-0 — R/W-0 CNT- bit	U-0 — R/W-0 <7:0> U = Unimplem '0' = Bit is clea	U-0 R/W-0	U-0 — R/W-0 as '0'	CNT<9:8> ⁽² bit a R/W-0 bit a
U-0 bit 15 R/W-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 15-10 Ur	U-0 	U-0 — R/W-0 W = Writable I '1' = Bit is set	U-0 — R/W-0 CNT- bit	U-0 — R/W-0 <7:0> U = Unimplem '0' = Bit is clea	U-0 R/W-0	U-0 — R/W-0 as '0'	CNT<9:8> ⁽² bit R/W-0 bit
U-0 bit 15 R/W-0 bit 7 Legend: R = Readable bit -n = Value at POR bit 15-10 Ur bit 9-0 CN Note 1: If the ch	NW-0	U-0 — R/W-0 W = Writable I '1' = Bit is set	U-0 	U-0 — R/W-0 <7:0> U = Unimplem '0' = Bit is clea bits(2)	U-0 R/W-0	U-0 — R/W-0 as '0' x = Bit is unkn	CNT<9:8> ⁽² bit 8 R/W-0 bit 0

2: Number of DMA transfers = CNT<9:0> + 1.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-pager4434U.com **Published by WWW.SKYTECH.ir**

	D/2 2								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0		
bit 15							bit 8		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0		
bit 7	•	÷					bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0' 🧹			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		nannel 7 Periph	eral Write Col	lision Flag bit					
	1 = Write colli0 = No write c	ision detected	ed						
bit 14		nannel 6 Periph		lision Flag bit					
	1 = Write colli	ision detect <mark>ed</mark>		Ū					
		collision detecte							
bit 13		annel 5 Peri <mark>ph</mark> ision detected	eral Write Col	lision Flag bit					
		collision detected	ed						
bit 12		annel 4 Periph		lision Flag bit					
	1 = Write colli	1 = Write collision detected							
		collision detecte							
bit 11	PWCOL3: Ch 1 = Write colli	nannel 3 Periph	eral Write Col	lision Flag bit					
		collision detected	ed						
bit 10	PWCOL2: Ch	annel 2 Periph	eral Write Col	lision Flag bit					
		ision detected	ad						
bit 9		annel 1 Periph		lision Flag hit					
DIL	1 = Write colli			lision riag bit					
	0 = No write o	collision detected	əd						
bit 8		nannel 0 Periph	neral Write Col	lision Flag bit					
		ision detected	be						
bit 7	XWCOL7: Ch	annel 7 DMA I	SAM Write Co	llision Flag bit	CTF	K O N			
Sit	1 = Write colli	ision detected		inclose r lag bit					
	0 = No write c	collision detected	ed						
bit 6		nannel 6 DMA I	RAM Write Co	llision Flag bit					
	1 = Write colli $0 = No write colline colli$	ision detected collision detecte	ed						
bit 5		annel 5 DMA I		llision Flag bit					
	1 = Write colli								
		collision detected							
bit 4		nannel 4 DMA I	RAM Write Co	llision Flag bit					
		ision detected	ed						

REGISTER 7-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

© 2007 Microchip Technology ne.heet4U.com

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir

REGISTER 7-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

- bit 3 XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
- bit 2 XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected
 - 0 = No write collision detected
- bit 1 XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
 - 1 = Write collision detected
 - 0 = No write collision detected
- bit 0 XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
 - 1 = Write collision detected
 - 0 = No write collision detected

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4454U.com

Published by WWW.SKYTECH.ir

ELECTRONIC

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
—	_	—			LSTCH	H<3:0>	
oit 15	·						bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit (
Legend:	a hit		h it				
R = Readable		W = Writable			nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplomon	tod: Bood on (0'				
bit 11-8	-	ted: Read as ' : Last DMA Ch		ito			
011 11-0				ce system Res	et	Contraction 1	
	1110-1000 =		5 Occurred Sin				
		data transfe <mark>r w</mark> a					
		lata transfer wa					
		data transfer wa data transfer wa					
		lata transfer wa					
		data transfer wa					
		data transfer wa					
-:- 7		data transfer wa					
bit 7		nel 7 Ping-Por B register selec		s Flag bit			
		A register selec					
bit 6		nel 6 Ping-Por		s Flag bit			
		3 register seled		J			
	0 = DMA6STA	A register selec	cted				
bit 5		nel 5 Ping-Por	-	s Flag bit			
		B register selec					
		A register selec					
bit 4		nel 4 Ping-Por	-	s Flag bit			
		B register select A register select			~		
bit 3	PPST3: Chan	inel 3 Ping-Por	neu na Mode Statu	s Elag bit	CTR		
511 5	1 - DMA3STE	B register selec	ted	s hay bit	0		
		A register selec					
bit 2		nel 2 Ping-Por		s Flag bit			
		B register selec	-	5			
		A register selec					
bit 1	PPST1: Chan	nal 1 Ding Day	ng Mode Statu	e Eloa hit			
		iner i Ping-Por	ig mode olala	s Flay bit			
		B register seled	cted	S Flag bit			
	0 = DMA1STA	B register select A register select	cted cted	-			
bit 0	0 = DMA1STA PPST0: Chan	B register seled	cted cted ng Mode Statu	-			

DMACS1: DMA CONTROLLER STATUS REGISTER 1 REGISTER 7-8:

© 2007 Microchip Technology me.heet4U.com

Preliminary © 2007 Microchip Technology Incheet 4 Published by WWW.SKYTECH.ir

REGISTER 7-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Laward							
Legend:						(<i>O</i> ¹	
R = Readable bit		W = Writable bit			mented bit, rea		
-n = Value at POR	e la	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
					C T R		

© 2007 Microchip Technology Inc.

DS70165E-page 4474U.com

Preliminary DS70165E4page14474 Published by WWW.SKYTECH.ir

NOTES:



DS70165E-page 148

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

8.0 OSCILLATOR CONFIGURATION


Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The dsPIC33F oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency

- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 8-1.



Preliminary

DS70166E-page 4494U.com

Published by WWW.SKYTECH.ir

8.1 **CPU Clocking System**

There are seven system clock options provided by the dsPIC33F:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal in the range of 0.8 MHz to 64 MHz. The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 8.1.3 "PLL Configuration".

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 23.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0>

(FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FCY). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33F architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'Fosc' is given by:

EQUATION 8-2: Fosc CALCULATION

Fosc = FIN* $\left(\frac{M}{N1*N2}\right)$

© 2007 Microchip Technologyune.heet4U.com

Preliminary © 2007 Microchip Technology Me.heet/ Published by WWW.SKYTECH.ir

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 8-2: dsPIC33F PLL BLOCK DIAGRAM




TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	11	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary		U 111 U	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE

FCY =
$$\frac{\text{Fosc}}{2} = \frac{1}{2} \left(\frac{10000000*32}{2*2} \right) = 40 \text{ MIPS}$$

 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4514U.com

Published by WWW.SKYTECH.ir

REGISTER 8-	-1: OSCC	ON: OSCILL	ATOR CON	ROL REGIS	TER		
U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>		_		NOSC<2:0>	
bit 15				•			bit 8
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	_	LOCK	_	CF	_	LPOSCEN	OSWEN
bit 7				0.			bit 0
Legend:		v – Valuo sot	from Configur	ation bits on P			
R = Readable	hit	W = Writable	-		mented bit, rea	d as '0'	
-n = Value at P		'1' = Bit is set		0 = Onimpler		x = Bit is unkr	
	OK	T = Dit is set		0 = Bit is cle	aleu		101011
bit 15 bit 14-12	COSC<2:0>: 000 = Fast R 001 = Fast R 010 = Primar 011 = Primar 100 = Second 101 = Low-Pd 110 = Fast R	ted: Read as ' Current Oscilla C oscillator (FF C oscillator (FF y oscillator (XT y oscillator (XT dary oscillator (ower RC oscilla C oscillator (FF C oscillator (FF	ator Selection RC) RC) with PLL ; HS, EC) ; HS, EC) with (SOSC) ator (LPRC) RC) with Divide	PLL ∋-by-16)		
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	000 = Fast R 001 = Fast R 010 = Primar 011 = Primar 100 = Second 101 = Low-Pc 110 = Fast R	New Oscillator C oscillator (FF C oscillator (FF y oscillator (XT y oscillator (XT dary oscillator (C ower RC oscillator (FF C oscillator (FF	RC) (C) with PLL (HS, EC) (HS, EC) with (SOSC) (SOSC) (LPRC) (C) with Divide	PLL ∋-by-16			
bit 7	CLKLOCK: C	Clock Lock Ena	ble bit				
	If (FCKS) 0 = Clock and	M1 = 1), then of M1 = 0), then of d PLL selection	lock and PLL as are not lock	configurations	may be modifi		
bit 6		ted: Read as '					
bit 5	1 = Indicates	ock Status bit that PLL is in that PLL is ou	lock, or PLL st			L is disabled	
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	1 = FSCM ha	il Detect bit (rea as detected clo as not detected	ck failure	plication)			
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	1 = Enable s	Secondary (LP) econdary oscill secondary oscil	ator	able bit			
bit 0	OSWEN: Osc 1 = Request	cillator Switch E oscillator switc r switch is com	Enable bit h to selection	specified by N	OSC<2:0> bits	i	

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

REGISTER 8	-2: CLKD	IV: CLOCK D		GISTER			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPO	ST<1:0>	—			PLLPRE<4:0)>	
bit 7		-					bit 0
Legend:				ration bits on PC			
R = Readable		W = Writable		U = Unimplem			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15 bit 14-12	1 = Interrupt 0 = Interrupt	s have no effect Processor Cloc	DOZEN bit ar t on the DOZ	EN bit	[·] clock/periph	eral clock ratio is	set to 1:1
	001 = FCY/2 010 = FCY/4 011 = FCY/8 100 = FCY/10 101 = FCY/32 110 = FCY/64 111 = FCY/12	2 4					
bit 11	1 = DOZE<2	ZE Mode Enabl 2:0> field specifi or clock/periphe	es the ratio b		pheral clocks	and the processo	or clocks
bit 10-8	000 = FRC c 001 = FRC c 010 = FRC c 011 = FRC c 100 = FRC c 101 = FRC c 110 = FRC c 111 = FRC c	livide by 1 livide by 2 livide by 4 livide by 8 (defa livide by 16 livide by 32 livide by 64 livide by 256	ult)	or Postscaler bits			
bit 7-6	00 = Output/ 01 = Output/ 10 = Reserve 11 = Output/	2 4 ed (defaults to c 8	output/4)	er Select bits (als		s 'N2', PLL postsc	aler) ⁽²⁾
bit 5 bit 4-0	-	ut/2 ut/3		it Divider bits (als	so denoted a	s 'N1', PLL presc	aler)

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

© 2007 Microchip Technology Inc.

- - - - PLLDIV<8:	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 <td< th=""><th>—</th><th>—</th><th>—</th><th></th><th></th><th>_</th><th>_</th><th>PLLDIV<8></th></td<>	—	—	—			_	_	PLLDIV<8>
PLLDIV<7:0> bit egend: Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"Colspan	bit 15							bit 8
PLLDIV<7:0> bit egend: Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"Colspan	P/M_0	P/M/-0	₽/\\/_1	₽ <i>\\\</i> /_1	P/M/_0	P///_0		P/M-0
it 7 bit egend: V = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-9 Unimplemented: Read as '0' PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 000000000 = 2 000000000 = 2 000000000 = 2 000000000 = 4 IIIIIIIII = 513	11/00-0	11/00-0	10/00-1			17/00-0	11/ 00-0	1////-0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared It 15-9 It 15-9 It 8-0 Interplemented: Read as '0' PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000001 = 3 00000010 = 4 • <p< td=""><td>bit 7</td><td></td><td></td><td>1 220</td><td></td><td></td><td></td><td>bit C</td></p<>	bit 7			1 220				bit C
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared It 15-9 It 15-9 It 8-0 Interplemented: Read as '0' PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000001 = 3 00000010 = 4 • <p< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></p<>								
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-9 Unimplemented: Read as '0' PLLDIV-8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 3 00000001 = 4 0" • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • <td< td=""><td>Legend:</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Legend:							
it 15-9 it 8-0 PLLDIV-8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 3 00000010 = 4 11111111 = 513 000000000000000000000000000000000000	R = Readable b	oit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'	
it 8-0 PLLDV-8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 3 00000010 = 4	-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known
it 8-0 PLLDV-8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 3 00000010 = 4								
00000000 = 2 00000001 = 3 00000010 = 4 • 11111111 = 513		-						
00000001 = 3 00000010 = 4	DIT 8-0			k Divisor bits	(also denoted	as ini, PLL mu	itiplier)	
		00000001:	= 3					
		000000010 =	= 4					
		111111111	= 513					
SIGNATELING SIGNATIONIC			- 010					
SINCELECTRONIC								
SINCELECTRONIC								
SKYTER								
SKYTERNIC								
SKITTER								
SKITECTRONIC								
SKITECH								
SKITECH								
SKITECH								
SKITECH								
SKITECH								
SKITECH								
SKIELECTRONIC			_					_
SELECTRONIC								
ELECTRONIC								
ELECTRONIC								
					ELE	CTF		

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

REGISTER 8-	4: OSCT	UN: FRC OS	CILLATOR T	UNING REG	ISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		_			
bit 15							bit 8
r							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend: R = Readable b	oit	W = Writable	hit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
II = Value at I	on			0 - Dit 10 010	arou	X - Bit io uniti	own
bit 15-6	Unimplemen	ted: Read as 'o	2'				
bit 5-0	=	RC Oscillator T					
bit 5-0		nter frequency					
		nter frequency		23 MHz)			
	•	inter inequency	111.2070 (0.2	0 10112)			
	•		C				
	•						
		nter frequency					
		nter frequency					
	111111 = Ce	nter frequency	– 0.375% (7.3	345 MHz)			
	•						
	100001 = Ce	nter frequency	- 11.625% (6.	.52 MHz)			
	100000 = Ce	nter frequency	– 12% (6.49 N	MHz)			
							_
						_	
							_
				1 F () T R () N I (

8.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33F devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

Published by WWW.SKYTECH.ir

Preliminary

© 2007 Microchip Technologyune.heet4U.com

9.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33F devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

dsPIC33F devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration**".

9.2 Instruction-Based Power-Saving Modes

dsPIC33F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.

CTROI

• A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4574U.com

Published by WWW.SKYTECH.ir

9.2.2 **IDLE MODE**

Idle mode has these features:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

INTERRUPTS COINCIDENT WITH 9.2.3 POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 **Doze Mode**

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

Peripheral Module Disable 9.4

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC® DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

If a PMD bit is set, the corresponding mod-Note: ule is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

Preliminary

Preliminary © 2007 Microchip Technicology Inc./ieet4 Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4594U.com

Published by WWW.SKYTECH.ir

10.2 **Open-Drain Configuration**

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. (The open-drain I/O feature is not supported on pins which have analog functionality multiplexed on the pin.) The maximum open-drain voltage allowed is the same as the maximum VIH specification. The open-drain output feature is supported for both port pin and peripheral configurations.

10.3 **Configuring Analog Port Pins**

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note: The voltage on an analog input pin can be between -0.3V to (VDD + 0.3 V).

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV WO, TRISBB NOP PORTB, #13 btss

; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle

; Next Instruction

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

10.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33F devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.



Preliminary

© 2007 Microchip Technology me.heet4U.com Published by WWW.SKYTECH.ir

11.0 TIMER1

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 4614U.com

Published by WWW.SKYTECH.ir

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL	_	_	—	—	_		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
	TGATE	TCKPS	6<1:0>		TSYNC	TCS	_		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own		
bit 15	TON: Timer1	On bit							
	1 = Starts 16								
	0 = Stops 16-								
bit 14	-	nted: Read as '							
bit 13	-	in Idle Mode bit							
		ue module ope module operati			dle mode				
bit 12-7				de					
bit 6	Unimplemented: Read as '0'								
		TGATE: Timer1 Gated Time Accumulation Enable bit When T1CS = 1:							
	This bit is ign								
	When T1CS								
	1 = Gated tim	ne accumulation							
		ne accumulation							
bit 5-4		Timer1 Input C	Clock Prescal	e Select bits					
	11 = 1:256								
	10 = 1:64								
	10 = 1:64 01 = 1:8 00 = 1:1								
bit 3	01 = 1:8 00 = 1:1	nt ed: Read as '	0'						
	01 = 1:8 00 = 1:1 Unimplemen			chronization Se	elect bit				
	01 = 1:8 00 = 1:1 Unimplemen TSYNC: Time	er1 External Clo		chronization Se	elect bit				
	01 = 1.8 00 = 1:1 Unimplemen TSYNC: Time <u>When TCS =</u> 1 = Synchron	er1 External Clo _ <u>1:</u> iize external clo	ock Input Syn ock input		elect bit				
bit 3 bit 2	01 = 1:8 00 = 1:1 Unimplemen TSYNC: Time <u>When TCS =</u> 1 = Synchror 0 = Do not sy	er1 External Clo _ <u>1:</u> iize external clo (nchronize exte	ock Input Syn ock input	out					
	01 = 1:8 00 = 1:1 Unimplemen TSYNC: Time <u>When TCS =</u> 1 = Synchror 0 = Do not sy <u>When TCS =</u>	er1 External Clo 1 <u>:</u> nize external clo nchronize exte <u>0:</u>	ock Input Syn ock input	out	elect bit		C		
bit 2	01 = 1.8 00 = 1.1 Unimplement TSYNC: Time <u>When TCS =</u> 1 = Synchron 0 = Do not sy <u>When TCS =</u> This bit is ign	er1 External Clo <u>1:</u> iize external clo mchronize exte <u>0:</u> ored.	ock Input Syn ock input mal clock inp	out			C		
	01 = 1:8 00 = 1:1 Unimplemen TSYNC: Time When TCS = 1 = Synchron 0 = Do not sy When TCS = This bit is ign TCS: Timer1	er1 External Clo <u>1:</u> iize external clo nchronize external <u>0:</u> ored. Clock Source S	ock Input Syn ock input rnal clock inp Select bit	ELE			C		
bit 2	01 = 1:8 00 = 1:1 Unimplemen TSYNC: Time When TCS = 1 = Synchron 0 = Do not sy When TCS = This bit is ign TCS: Timer1	er1 External Clo <u>1:</u> iize external clo nchronize exte <u>0:</u> ored. Clock Source S clock from pin T	ock Input Syn ock input rnal clock inp Select bit	ELE			C		

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology Inc.heet4U.com

12.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 12-1. T3CON, T5CON, T7CON and T9CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags. To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.


Published by WWW.SKYTECH.ir

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 12-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 12-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

Preliminary


www.DdsPIC33F



TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾

© 2007 Microchip Technologyune.heet4U.com

Preliminary © 2007 Microchip Technology Published by WWW.SKYTEC H.ir



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4654U.com **Published by WWW.SKYTECH.ir**

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	—	TSIDL	—	—	—	—					
bit 15							k				
		D 444 a	D 444 A	54444							
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
	TGATE	ICKP	S<1:0>	T32 ⁽¹⁾	—	TCS					
bit 7							b				
_egend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0' 🧹					
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
oit 15	TON: Timerx	On bit									
	When T32 =	1:									
	1 = Starts 32-	-bit Timerx/y									
	0 = Stops 32-	-bit Timerx/y									
	When T32 =										
	1 = Starts 16										
	0 = Stops 16-										
oit 14	-	Unimplemented: Read as 'o'									
oit 13		in Idle Mode bi									
		· · · · · · · · · · · · · · · · · · ·		levice enters Idl	e mode						
bit 12-7		module operat ted: Read as '		de							
bit 6	-	erx Gated Time		o Encollo bit							
			Accumulation	I Enable bit							
		$\frac{\text{When TCS} = 1}{\text{This bit is ignored.}}$									
		When $TCS = 0$:									
		1 = Gated time accumulation enabled									
		0 = Gated time accumulation disabled									
oit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits							
	11 = 1:256										
	10 = 1:64	10 = 1:64									
	01 = 1:8										
	00 = 1:1		(4)								
oit 3		imer Mode Sele			OT I						
		1 = Timerx and Timery form a single 32-bit timer L E C T R O N I C									
		0 = Timerx and Timery act as two 16-bit timers									
bit 2	-	nted: Read as '									
oit 1		Clock Source S									
		clock from pin	TxCK (on the	rising edge)							
bit 0	0 = Internal c	lock (FCY) I ted: Read as '									

Note 1: In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.

Preliminary © 2007 Microchip Terminology in a heet 4
Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾		TSIDL ⁽¹⁾		_	—		—
bit 15							bit
	DAVA	DAM 0	DAVO			DAVA	
U-0	R/W-0 TGATE ⁽¹⁾	R/W-0 TCKPS<	R/W-0	U-0	U-0	R/W-0 TCS ⁽¹⁾	U-0
 bit 7	IGATE	ICKP5<	1:0>*/	—	_	1050	bit
							51
Legend:							
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	TON: Timery 0 1 = Starts 16-b	oit Timery					
bit 14	0 = Stops 16-t	ted: Read as '0	,				
bit 13	-	n Idle Mode bit ⁽					
bit 10	1 = Discontinu		ation when o	device enters Id	e mode		
bit 12-7		ed: Read as '0					
bit 6		ry Gated Time		n Enable bit ⁽¹⁾			
	When TCS = :	1 <u>:</u>					
	This bit is igno						
	<u>When TCS = 0</u> 1 = Gated time	<u>o:</u> e accumulation	enabled				
		e accumulation					
bit 5-4	TCKPS<1:0>:	Timer3 Input C	Clock Presca	ale Select bits ⁽¹⁾			
	11 = 1:256						
	10 = 1:64 01 = 1:8						
	00 = 1:1						
bit 3-2	Unimplement	ed: Read as 'o	,				
bit 1	TCS: Timery (Clock Source S	elect bit ⁽¹⁾				
	1 = External c 0 = Internal cl	lock from pin Ty	yCK (on the	rising edge)	_		
bit 0 🛛 📐	Unimplement	ed: Read as '0	,				

functions are set through T2CON.

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page14674 Published by WWW.SKYTECH.ir DS70165E-pager4674U.com NOTES:



DS70165E-page 168

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33F devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
 - -Capture timer value on every falling edge of input at ICx pin
 - -Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes

 Capture timer value on every 4th rising edge
 of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts





FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM



© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 4694U.com

Published by WWW.SKYTECH.ir

13.1 **Input Capture Registers**

REGISTER 1	3-1: ICxCO	N: INPUT C	APTURE x C	ONTROL RE	GISTER		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	ICSIDL	—	—			_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾		1:0>	ICOV	ICBNE	1010 0	ICM<2:0>	1010 0
oit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a <mark>t</mark> l	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15-14	Unimplemen	ted: Read as '	0'				
oit 13		Capture Mod					
		ure module wi					
				operate in CPL	J Idle mode		
oit 12-8	Unimplemented: Read as '0'						
oit 7		Capture Time					
		ntents are capt intents are capt					
oit 6-5		ect Number of	-				
		on every four		-			
	10 = Interrupt	on every third	capture even	t			
		on every seco		rent			
		on every capt					
oit 4	ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred						
		apture overflo					
bit 3		•		s bit (read-only	<i>'</i>)		
				ast one more o	apture value ca	an be read	
	0 = Input capt	ure buffer is e	mpty				
oit 2-0		put Capture M					
		·	• //•	•	device is in Slee		_
		g edge detect o (module disat		control bits are	not applicable.)	2 O N I	
		mode, every		ge			
	100 =Capture	mode, every	4th rising edge				
		e mode, every					
		e mode, every e mode, every		nd falling)			
				pt generation 1	for this mode.)		
		nturo modulo			,		

REGISTER 13-1: ICXCON: INPUT CAPTURE & CONTROL REGISTER

Note 1: Timer selections may vary. Refer to the device data sheet for details.

000 =Input capture module turned off

Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTECH.ir

14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

14.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-tolow) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6.0 "Interrupt Controller".
- 10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer, and clearing the TMRy register, are not required but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

14.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to a value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- 6. Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- When the compare time base, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit is set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

© 2007 Microchip Technology Inc.

DS70165E-page 4714U.com

Published by WWW.SKYTECH.ir

Preliminary

Pulse-Width Modulation Mode 14.3

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the output compare module for one of two PWM operation modes by writing to the Output Compare Mode bits. OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON = 1 (TxCON<15>).
- The OCxR register should be initialized Note: before the output compare module is first enabled. The OCxR register becomes a read-only duty cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

14.3.1 **PWM PERIOD**

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1:

EQUATION 14-1: CALCULATING THE PWM PERIOD

PWM Period = $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of eight time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 14-1 for PWM mode timing details. Table 14-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION

 \log_{10} FPWM Maximum PWM Resolution (bits) = bits $log_{10}(2)$

EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS

1. Find the Timer Period register value for a desired PWM frequency that is 52.08 kHz, where FCY = 16 MHz and a Timer2 prescaler setting of 1:1. TCY $= 62.5 \,\mathrm{ns}$

PWM Period = 1/PWM Frequency = 1/52.08 kHz = $19.2 \mu s$

PWM Period = $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$

19.2
$$\mu s = (PR2 + 1) \cdot 62.5 \text{ ns} \cdot$$

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits

- (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits =
 - 8.3 bits =

Preliminary © 2007 Microchip Technology Published by WWW.SKYTEC © 2007 Microchip Technology Incheet 4U.com

EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz) TABLE 14-1:

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5


TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 14-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MIPS (Fcy = 40 MHz)

P <mark>WM F</mark> requency	76 Hz	610 Hz	1.22 Hz	9.77 kHz	39 kHz	313 kHz	1.25 MHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

FIGURE 14-1: **OUTPUT COMPARE MODULE BLOCK DIAGRAM**



Note: Only OC1 and OC2 can trigger a DMA data transfer.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 4734U.com Published by WWW.SKYTECH

Output Compare Register 14.4

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		OCSIDL		_			
bit 15							bit
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL ⁽¹⁾		OCM<2:0>	
bit 7							bit
Legend:		HC = Cleared in	n Hardware	HS = Set in H	lardware		
R = Readabl	e bit	W = Writable bi	t	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14 bit 13 bit 12-5 bit 4 bit 3	OCSIDL: Sto 1 = Output O 0 = Output O Unimpleme OCFLT: PWM 1 = PWM Fa 0 = No PWM (This bit is o OCTSEL: O	nted: Read as '0 op Output Compa Compare x will ha Compare x will co nted: Read as '0 M Fault Condition ault condition has I Fault condition la nly used when Ou utput Compare T is the clock source	are in Idle Moo It in CPU Idle ntinue to oper Status bit occurred (clea has occurred CM<2:0> = 11 imer Select bi	mode ate in CPU Idle ared in HW only 11.) t <mark>(1)</mark>			
bit 2-0	OCM<2:0>: 111 = PWM 100 = PWM 101 = Initiali 100 = Initiali 011 = Comp 010 = Initiali 001 = Initiali	s the clock source Output Compare mode on OCx, F mode on OCx, F ze OCx pin low, g ze OCx pin low, g pare event toggles ze OCx pin high, ze OCx pin low, out compare chann	Mode Select ault pin enable ault pin disable generate conti generate single s OCx pin compare even	bits ed led nuous output pu e output pulse o nt forces OCx p t forces OCx pin	on OCx pin in low	pin	
Note 1: R	efer to the devi	ce data sheet for	specific time	bases available	to the output	compare modul	^{e.} C

REGISTER 14-1. OCYCON: OUTPUT COMPARE Y CONTROL REGISTER

© 2007 Microchip Technology me.heet4U.com **Published by WWW.SKYTECH.ir**

15.0 MOTOR CONTROL PWM MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

The PWM module has the following features:

- 8 PWM I/O pins with 4 duty cycle generators
- Up to 16-bit resolution
- 'On-the-fly' PWM frequency changes
- Edge and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- · Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- · Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates are configurable to be immediate or synchronized to the PWM time base

This module contains 4 duty cycle generators, numbered 1 through 4. The module has eight PWM output pins, numbered PWM1H/PWM1L through PWM4H/PWM4L. The eight I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.


The PWM module allows several modes of operation which are beneficial for specific power control applications.

ELECTRONIC

Preliminary

DS70165E-page 4754U.com **Published by WWW.SKYTECH.ir**





DS70165E-page 176

Preliminary © 2007 Microchip Technology Maheeta Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

15.1 **PWM Time Base**

The PWM time base is provided by a 15-bit timer with a prescaler and postscaler. The time base is accessible via the PTMR SFR. PTMR<15> is a read-only status bit, PTDIR, that indicates the present count direction of the PWM time base. If PTDIR is cleared, PTMR is counting upwards. If PTDIR is set, PTMR is counting downwards. The PWM time base is configured via the PTCON SFR. The time base is enabled/disabled by setting/clearing the PTEN bit in the PTCON SFR. PTMR is not cleared when the PTEN bit is cleared in software.

The PTPER SFR sets the counting period for PTMR. The user must write a 15-bit value to PTPER<14:0>. When the value in PTMR<14:0> matches the value in PTPER<14:0>, the time base will either reset to '0' or reverse the count direction on the next occurring clock cycle. The action taken depends on the operating mode of the time base.

If the PWM Period register is set to Note: 0x0000, the timer will stop counting and the interrupt and Special Event Trigger will not be generated, even if the special event value is also 0x0000. The module will not update the PWM Period register if it is already at 0x0000; therefore, the user must disable the module in order to update the PWM Period register.

The PWM time base can be configured for four different modes of operation:

- · Free-Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD<1:0> bits in the PTCON SFR. The Up/Down Count modes support center-aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutative Motors (ECMs).

The interrupt signals generated by the PWM time base depend on the mode selection bits (PTMOD<1:0>) and the postscaler bits (PTOPS<3:0>) in the PTCON SFR.

15.1.1 FREE-RUNNING MODE

In Free-Running mode, the PWM time base counts upwards until the value in the PWM Time Base Period register (PTPER) is matched. The PTMR register is reset on the following input clock edge, and the time base will continue to count upwards as long as the PTEN bit remains set.

When the PWM time base is in the Free-Running mode (PTMOD < 1:0 > = 0.0), an interrupt event is generated each time a match with the PTPER register occurs and the PTMR register is reset to zero. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

SINGLE-SHOT MODE 15.1.2

In Single-Shot mode, the PWM time base begins counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge, and the PTEN bit will be cleared by the hardware to halt the time base.

When the PWM time base is in the Single-Shot mode (PTMOD < 1:0 > = 01), an interrupt event is generated when a match with the PTPER register occurs. The PTMR register is reset to zero on the following input clock edge and the PTEN bit is cleared. The postscaler selection bits have no effect in this mode of the timer.

CONTINUOUS UP/DOWN COUNT 15.1.3 MODES

In the Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register is matched. The timer will begin counting downwards on the following input clock edge. The PTDIR bit in the PTMR SFR is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards.

In the Up/Down Count mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

Preliminary

15.1.4 DOUBLE UPDATE MODE

In the Double Update mode (PTMOD<1:0> = 11), an interrupt event is generated each time the PTMR register is equal to zero, as well as each time a period match occurs. The postscaler selection bits have no effect in this mode of the timer.

The Double Update mode provides two additional functions to the user. First, the control loop bandwidth is doubled because the PWM duty cycles can be updated, twice per period. Second, asymmetrical center-aligned PWM waveforms can be generated, which are useful for minimizing output waveform distortion in certain motor control applications.

Note:	Programming a value of 0x0001 in the
	PWM Period register could generate a
	continuous interrupt pulse and hence,
	m <mark>ust b</mark> e avoided.

15.1.5 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4) has prescaler options of 1:1, 1:4, 1:16 or 1:64, selected by control bits, PTCKPS<1:0>, in the PTCON SFR. The prescaler counter is cleared when any of the following occurs:

- a write to the PTMR register
- · a write to the PTCON register
- · any device Reset

The PTMR register is not cleared when PTCON is written.

15.1.6 PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be postscaled through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling).

The postscaler counter is cleared when any of the following occurs:

- a write to the PTMR register
- a write to the PTCON register
- any device Reset

The PTMR register is not cleared when PTCON is written.

15.2 PWM Period

PTPER is a 15-bit register and is used to set the counting period for the PWM time base. PTPER is a doublebuffered register. The PTPER buffer contents are loaded into the PTPER register at the following instants:

- <u>Free-Running and Single-Shot modes</u>: When the PTMR register is reset to zero after a match with the PTPER register.
- <u>Up/Down Count modes</u>: When the PTMR register is zero.

The value held in the PTPER buffer is automatically loaded into the PTPER register when the PWM time base is disabled (PTEN = 0).

The PWM period can be determined using Equation 15-1:

EQUATION 15-1: PWM PERIOD

 $TPWM = \frac{TCY \bullet (PTPER + 1)}{(PTMR Prescale Value)}$

If the PWM time base is configured for one of the Up/ Down Count modes, the PWM period will be twice the value provided by Equation 15-1.

The maximum resolution (in bits) for a given device oscillator and PWM frequency can be determined using Equation 15-2:


EQUATION 15-2: PWM RESOLUTION

Resolution = $\frac{\log (2 \cdot \text{TPWM/TCY})}{\log (2)}$

15.3 Edge-Aligned PWM

Edge-aligned PWM signals are produced by the module when the PWM time base is in Free-Running or Single-Shot mode. For edge-aligned PWM outputs, the output has a period specified by the value in PTPER and a duty cycle specified by the appropriate Duty Cycle register (see Figure 15-2). The PWM output is driven active at the beginning of the period (PTMR = 0) and is driven inactive when the value in the Duty Cycle register matches PTMR.

If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is greater than the value held in the PTPER register.



Preliminary

Published by WWW.SKYTEC


© 2007 Microchip Technology me.heet4U.com

15.4 Center-Aligned PWM

Center-aligned PWM signals are produced by the module when the PWM time base is configured in an Up/Down Count mode (see Figure 15-3).

The PWM compare output is driven to the active state when the value of the Duty Cycle register matches the value of PTMR and the PWM time base is counting downwards (PTDIR = 1). The PWM compare output is driven to the inactive state when the PWM time base is counting upwards (PTDIR = 0) and the value in the PTMR register matches the duty cycle value.

If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is equal to the value held in the PTPER register.



15.5 PWM Duty Cycle Comparison Units

There are four 16-bit Special Function Registers (PDC1, PDC2, PDC3 and PDC4) used to specify duty cycle values for the PWM module.

The value in each Duty Cycle register determines the amount of time that the PWM output is in the active state. The Duty Cycle registers are 16 bits wide. The LSb of a Duty Cycle register determines whether the PWM edge occurs in the beginning. Thus, the PWM resolution is effectively doubled.

15.5.1 DUTY CYCLE REGISTER BUFFERS

The four PWM Duty Cycle registers are doublebuffered to allow glitchless updates of the PWM outputs. For each duty cycle, there is a Duty Cycle register that is accessible by the user and a second Duty Cycle register that holds the actual compare value used in the present PWM period.

For edge-aligned PWM output, a new duty cycle value will be updated whenever a match with the PTPER register occurs and PTMR is reset. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0) and the UDIS bit is cleared in PWMCON2.

When the PWM time base is in the Up/Down Count mode, new duty cycle values are updated when the value of the PTMR register is zero, and the PWM time base begins to count upwards. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0).

When the PWM time base is in the Up/Down Count mode with double updates, new duty cycle values are updated when the value of the PTMR register is zero, and when the value of the PTMR register matches the value in the PTPER register. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0).

15.5.2 DUTY CYCLE IMMEDIATE UPDATES

When the Immediate Update Enable bit is set (IUE = 1), any write to the Duty Cycle registers will update the new duty cycle value immediately. This feature gives the option to the user to allow immediate updates of the active PWM Duty Cycle registers instead of waiting for the end of the current time base period. System stability is improved in closed-loop servo applications by reducing the delay between system observation and the issuance of system corrective commands when immediate updates are enabled (IUE = 1).

If the PWM output is active at the time the new duty cycle is written and the new duty cycle is less than the current time base value, the PWM pulse width will be shortened. If the PWM output is active at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM pulse width will be lengthened.

If the PWM output is inactive at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM output will become active immediately and will remain active for the new written duty cycle value.

Preliminary

DS70165E-page 4794U.com

15.6 **Complementary PWM Operation**

In the Complementary mode of operation, each pair of PWM outputs is obtained by a complementary PWM signal. A dead time may be optionally inserted during device switching, when both outputs are inactive for a short period (refer to Section 15.7 "Dead-Time Generators").

In Complementary mode, the duty cycle comparison units are assigned to the PWM outputs as follows:


- PDC1 register controls PWM1H/PWM1L outputs
- PDC2 register controls PWM2H/PWM2L outputs
- PDC3 register controls PWM3H/PWM3L outputs
- PDC4 register controls PWM4H/PWM4L outputs

The Complementary mode is selected for each PWM I/O pin pair by clearing the appropriate PMODx bit in the PWMCON1 SFR. The PWM I/O pins are set to Complementary mode by default upon a device Reset.

15.7 **Dead-Time Generators**

Dead-time generation may be provided when any of the PWM I/O pin pairs are operating in the Complementary Output mode. The PWM outputs use push-pull drive circuits. Due to the inability of the power output devices to switch instantaneously, some amount of time must be provided between the turn-off event of one PWM output in a complementary pair and the turn-on event of the other transistor.

FIGURE 15-4: DEAD-TIME TIMING DIAGRAM




- · The PWM output signals can be optimized for different turn-off times in the high side and low side transistors in a complementary pair of transistors. The first dead time is inserted between the turn-off event of the lower transistor of the complementary pair and the turn-on event of the upper transistor. The second dead time is inserted between the turn-off event of the upper transistor and the turn-on event of the lower transistor.
- The two dead times can be assigned to individual PWM I/O pin pairs. This operating mode allows the PWM module to drive different transistor/load combinations with each complementary PWM I/O pin pair.

DEAD-TIME GENERATORS 15.7.1

Preliminary © 2007 Microchip Technology Me.heet/ Published by WWW.SKYTECH.ir

© 2007 Microchip Technologyune.heet4U.com

Each complementary output pair for the PWM module has a 6-bit down counter that is used to produce the dead-time insertion. As shown in Figure 15-4, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.



15.7.2 DEAD-TIME ASSIGNMENT

The DTCON2 SFR contains control bits that allow the dead times to be assigned to each of the complementary outputs. Table 15-1 summarizes the function of each dead-time selection control bit.

TABLE 15-1: DEAD-TIME SELECTION BITS

Bit	Function
DTS1A	Selects PWM1L/PWM1H active edge dead time.
DTS1I	Selects PWM1L/PWM1H inactive edge dead time.
DTS2A	Selects PWM2L/PWM2H active edge dead time.
DTS2I	Selects PWM2L/PWM2H inactive edge dead time.
DTS3A	Selects PWM3L/PWM3H active edge dead time.
DTS3I	Selects PWM3L/PWM3H inactive edge dead time.
DTS4A	Selects PWM4L/PWM4H active edge dead time.
DTS4I	Selects PWM4L/PWM4H inactive edge dead time.

15.7.3 DEAD-TIME RANGES

The amount of dead time provided by each dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value. The amount of dead time provided by each unit may be set independently.

Four input clock prescaler selections have been provided to allow a suitable range of dead times, based on the device operating frequency. The clock prescaler option may be selected independently for each of the two dead-time values. The dead-time clock prescaler values are selected using the DTAPS<1:0> and DTBPS<1:0> control bits in the DTCON1 SFR. One of four clock prescaler options (Tcy, 2 Tcy, 4 Tcy or 8 Tcy) may be selected for each of the dead-time values.

After the prescaler values are selected, the dead time for each unit is adjusted by loading two 6-bit unsigned values into the DTCON1 SFR.

The dead-time unit prescalers are cleared on the following events:

- On a load of the down timer due to a duty cycle comparison edge event.
- On a write to the DTCON1 or DTCON2 registers.
- On any device Reset.

Note: The user should not modify the DTCON1 or DTCON2 values while the PWM module is operating (PTEN = 1). Unexpected results may occur.

15.8 Independent PWM Output

An Independent PWM Output mode is required for driving certain types of loads. A particular PWM output pair is in the Independent Output mode when the corresponding PMODx bit in the PWMCON1 register is set. No dead-time control is implemented between adjacent PWM I/O pins when the module is operating in the Independent PWM Output mode and both I/O pins are allowed to be active simultaneously.

In the Independent PWM Output mode, each duty cycle generator is connected to both of the PWM I/O pins in an output pair. By using the associated Duty Cycle register and the appropriate bits in the OVDCON register, the user may select the following signal output options for each PWM I/O pin operating in this mode:

- I/O pin outputs PWM signal
- I/O pin inactive
- I/O pin active

15.9 Single Pulse PWM Operation

The PWM module produces single pulse outputs when the PTCON control bits PTMOD<1:0> = 10. Only edgealigned outputs may be produced in the Single Pulse mode. In Single Pulse mode, the PWM I/O pin(s) are driven to the active state when the PTEN bit is set. When a match with a Duty Cycle register occurs, the PWM I/O pin is driven to the inactive state. When a match with the PTPER register occurs, the PTMR register is cleared, all active PWM I/O pins are driven to the inactive state, the PTEN bit is cleared and an interrupt is generated.

15.10 PWM Output Override

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units.

All control bits associated with the PWM output override function are contained in the OVDCON register. The upper half of the OVDCON register contains eight bits, POVDxH<4:1> and POVDxL<4:1>, that determine which PWM I/O pins will be overridden. The lower half of the OVDCON register contains eight bits, POUTxH<4:1> and POUTxL<4:1>, that determine the state of the PWM I/O pins when a particular output is overridden via the POVD bits.

15.10.1 COMPLEMENTARY OUTPUT MODE

When a PWMxL pin is driven active via the OVDCON register, the output signal is forced to be the complement of the corresponding PWMxH pin in the pair. Dead-time insertion is still performed when PWM channels are overridden manually.

Preliminary

DS70166E-page 4814U.com

15.10.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON2 register is set, all output overrides performed via the OVDCON register are synchronized to the PWM time base. Synchronous output overrides occur at the following times:

- Edge-Aligned mode when PTMR is zero
- Center-Aligned modes when PTMR is zero and the value of PTMR matches PTPER

15.11 PWM Output and Polarity Control

There are three device Configuration bits associated with the PWM module that provide PWM output pin control:

- HPOL Configuration bit
- LPOL Configuration bit
- PWMPIN Configuration bit

These three bits in the FPOR Configuration register (see Section 23.0 "Special Features") work in conjunction with the eight PWM Enable bits (PENxH<4:1>, PENxL<4:1>) located in the PWMCON1 SFR. The Configuration bits and PWM Enable bits ensure that the PWM pins are in the correct states after a device Reset occurs. The PWMPIN configuration fuse allows the PWM module outputs to be optionally enabled on a device Reset. If PWMPIN = 0, the PWM outputs will be driven to their inactive states at Reset. If PWMPIN = 1 (default), the PWM outputs will be tri-stated. The HPOL bit specifies the polarity for the PWMxH outputs, whereas the LPOL bit specifies the polarity for the PWMxL outputs.

15.11.1 OUTPUT PIN CONTROL

The PENxH<4:1> and PENxL<4:1> control bits in the PWMCON1 SFR enable each high PWM output pin and each low PWM output pin, respectively. If a particular PWM output pin is not enabled, it is treated as a general purpose I/O pin.

15.12 PWM Fault Pins

There are two Fault pins (FLTA and FLTB) associated with the PWM module. When asserted, these pins can optionally drive each of the PWM I/O pins to a defined state.

15.12.1 FAULT PIN ENABLE BITS

The FLTACON and FLTBCON SFRs each have four control bits that determine whether a particular pair of PWM I/O pins is to be controlled by the Fault input pin. To enable a specific PWM I/O pin pair for Fault overrides, the corresponding bit should be set in the FLTACON or FLTBCON register.

If all enable bits are cleared in the FLTACON or FLTBCON register, then the corresponding Fault input pin has no effect on the PWM module and the pin may be used as a general purpose interrupt or I/O pin.

Note: The Fault pin logic can operate independent of the PWM logic. If all the enable bits in the FLTACON/FLTBCON registers are cleared, then the Fault pin(s) could be used as general purpose interrupt pin(s). Each Fault pin has an interrupt vector, interrupt flag bit and interrupt priority bits associated with it.

15.12.2 FAULT STATES

The FLTACON and FLTBCON Special Function Registers have eight bits each that determine the state of each PWM I/O pin when it is overridden by a Fault input. When these bits are cleared, the PWM I/O pin is driven to the inactive state. If the bit is set, the PWM I/O pin will be driven to the active state. The active and inactive states are referenced to the polarity defined for each PWM I/O pin (HPOL and LPOL polarity control bits).

A special case exists when a PWM module I/O pair is in the Complementary mode and both pins are programmed to be active on a Fault condition. The PWMxH pin always has priority in the Complementary mode so that both I/O pins cannot be driven active simultaneously.

15.12.3 FAULT PIN PRIORITY

If both Fault input pins have been assigned to control a particular PWM I/O pin, the Fault state programmed for the Fault A input pin will take priority over the Fault B input pin.

Preliminary

© 2007 Microchip Technologyune.heet4U.com

15.12.4 FAULT INPUT MODES

Each of the Fault input pins have two modes of operation:

- Latched Mode: When the Fault pin is driven low, the PWM outputs will go to the states defined in the FLTACON/FLTBCON registers. The PWM outputs will remain in this state until the Fault pin is driven high and the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs will return to normal operation at the beginning of the next PWM cycle or half-cycle boundary. If the interrupt flag is cleared before the Fault condition ends, the PWM module will wait until the Fault pin is no longer asserted, to restore the outputs.
- Cycle-by-Cycle Mode: When the Fault input pin is driven low, the PWM outputs remain in the defined Fault states for as long as the Fault pin is held low. After the Fault pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle or half-cycle boundary.

The operating mode for each Fault input pin is selected using the FLTAM and FLTBM control bits in the FLTACON and FLTBCON Special Function Registers.

Each of the Fault pins can be controlled manually in software.

15.13 PWM Update Lockout

For a complex PWM application, the user may need to write up to four Duty Cycle registers and the PWM Time Base Period register, PTPER, at a given time. In some applications, it is important that all buffer registers be written before the new duty cycle and period values are loaded for use by the module.

The PWM update lockout feature is enabled by setting the UDIS control bit in the PWMCON2 SFR. The UDIS bit affects all Duty Cycle Buffer registers and the PWM Time Base Period register, PTPER. No duty cycle changes or period value changes will have effect while UDIS = 1.

If the IUE bit is set, any change to the Duty Cycle registers will be immediately updated regardless of the UDIS bit state. The PWM Period register (PTPER) updates are not affected by the IUE control bit.

15.14 PWM Special Event Trigger

The PWM module has a Special Event Trigger that allows ADC conversions to be synchronized to the PWM time base. The ADC sampling and conversion time may be programmed to occur at any point within the PWM period. The Special Event Trigger allows the user to minimize the delay between the time when ADC conversion results are acquired and the time when the duty cycle value is updated.

The PWM Special Event Trigger has an SFR named SEVTCMP, and five control bits to control its operation. The PTMR value for which a Special Event Trigger should occur is loaded into the SEVTCMP register. When the PWM time base is in an Up/Down Count mode, an additional control bit is required to specify the counting phase for the Special Event Trigger. The count phase is selected using the SEVTDIR control bit in the SEVTCMP SFR. If the SEVTDIR bit is cleared, the Special Event Trigger will occur on the upward counting cycle of the PWM time base. If the SEVTDIR bit is set, the Special Event Trigger will occur on the downward count cycle of the PWM time base. The SEVTDIR control bit has no effect unless the PWM time base is configured for an Up/Down Count mode.

15.14.1 SPECIAL EVENT TRIGGER POSTSCALER

The PWM Special Event Trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS<3:0> control bits in the PWMCON2 SFR.

The special event output postscaler is cleared on the following events:

Any write to the SEVTCMP register

Any device Reset

15.15 PWM Operation During CPU Sleep Mode

The Fault A and Fault B input pins have the ability to wake the CPU from Sleep mode. The PWM module generates an interrupt if either of the Fault pins is driven low while in Sleep.

15.16 PWM Operation During CPU Idle Mode

The PTCON SFR contains a PTSIDL control bit. This bit determines if the PWM module will continue to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module will continue to operate. If PTSIDL = 1, the module will stop operation as long as the CPU remains in Idle mode.

Preliminary

DS70166E-page 4834U.com

bit 12-8

bit 7-4

bit 3-2

bit 1-0

	-1. F100	IN. F VVIVI I IIVIL					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	_	PTSIDL	_		_	—	—
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTOPS	S<3:0>		PTCK	PS<1:0>	PTMO	D<1:0>
bit 7						•	bit (
R = Readable bi -n = Value at PC		W = Writable '1' = Bit is set		U = Unimpler '0' = Bit is cle	mented bit, rea eared	id as '0' x = Bit is unki	nown
	PTEN: PWM 1 = PWM tim 0 = PWM tim		er Enable bit				
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	PTSIDL: PW	'M Time Bas <mark>e S</mark>	top in Idle Mo	ode bit			
	1 = PWM tim	e base halts in	CPU Idle mod	de			
	0 = PWM tim	e base runs in (CPU Idle mod	de			

REGISTER 15-1: PTCON: PWM TIME BASE CONTROL REGISTER

Unimplemented: Read as '0'

1111 = 1:16 postscale

0001 = 1:2 postscale 0000 = 1:1 postscale

PWM updates

PTOPS<3:0>: PWM Time Base Output Postscale Select bits

PTCKPS<1:0>: PWM Time Base Input Clock Prescale Select bits

11 = PWM time base input clock period is 64 Tcy (1:64 prescale) 10 = PWM time base input clock period is 16 TCY (1:16 prescale) 01 = PWM time base input clock period is 4 TCY (1:4 prescale) 00 = PWM time base input clock period is TCY (1:1 prescale)

10 =PWM time base operates in a Continuous Up/Down Count mode

PTMOD<1:0>: PWM Time Base Mode Select bits

01 =PWM time base operates in Single Pulse mode 00 =PWM time base operates in a Free-Running mode

Preliminary

11 = PWM time base operates in a Continuous Up/Down Count mode with interrupts for double

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTEC

REGISTER 15-2: PTMR: PWM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTMF	R<7:0>			
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	1 = PWM time	e base is counti e base is counti	ing down	Status bit (read			
	PTMR <14:0>						
REGISTER 1		R: PWM TIME	BASE PER		ER		
REGISTER 1		R: PWM TIME	BASE PER	RIOD REGIST R/W-0	ER R/W-0	R/W-0	R/W-0
	5-3: PTPEF				R/W-0	R/W-0	R/W-0
U-0	5-3: PTPEF			R/W-0	R/W-0	R/W-0	
U-0	5-3: PTPEF			R/W-0	R/W-0	R/W-0	R/W-0 bit 8
U-0	5-3: PTPEF			R/W-0	R/W-0	R/W-0	
U-0 — bit 15	5-3: PTPER R/W-0	R/W-0	R/W-0	R/W-0 PTPER<14:8>	R/W-0		bit 8
U-0 — bit 15 R/W-0	5-3: PTPER R/W-0	R/W-0	R/W-0	R/W-0 PTPER<14:8> R/W-0	R/W-0		bit a
U-0 — bit 15 R/W-0 bit 7	5-3: PTPER R/W-0	R/W-0	R/W-0	R/W-0 PTPER<14:8> R/W-0	R/W-0		bit 8
U-0 — bit 15 R/W-0 bit 7 Legend:	5-3: PTPER R/W-0	R/W-0	R/W-0 R/W-0 PTPEI	R/W-0 PTPER<14:8> R/W-0 R<7:0>	R/W-0	R/W-0	bit 8 R/W-0
U-0 — bit 15	5-3: PTPER R/W-0 R/W-0	R/W-0	R/W-0 R/W-0 PTPEI	R/W-0 PTPER<14:8> R/W-0 R<7:0>	R/W-0 R/W-0	R/W-0	bit 8 R/W-0 bit (
U-0 — bit 15 R/W-0 bit 7 Legend: R = Readable	5-3: PTPER R/W-0 R/W-0	R/W-0 R/W-0 W = Writable I	R/W-0 R/W-0 PTPEI	R/W-0 PTPER<14:8> R/W-0 R<7:0> U = Unimplem	R/W-0 R/W-0	R/W-0	bit a R/W-0 bit (

© 2007 Microchip Technology Inc.

Preliminary DS70766E4page14854 Published by WWW.SKYTECH.ir DS70165E-page 4854U.com

REGISTER 15-4:	SEVTCMP: SPECIAL EVENT COMPARE REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTDIR ⁽¹⁾			S	EVTCMP<14:8	> ⁽²⁾		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTCM	P<7:0> ⁽²⁾			
bit 7							bit (
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at PO	DR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	-				he Special Eve the Special Ev		

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

REGISTER	5-5. PVVIVIC			EGISTER I			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		—	PMOD4	PMOD3	PMOD2	PMOD1
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PEN4H ⁽¹⁾	PEN3H ⁽¹⁾	PEN2H ⁽¹⁾	PEN1H ⁽¹⁾	PEN4L ⁽¹⁾	PEN3L ⁽¹⁾	PEN2L ⁽¹⁾	PEN1L ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	PMOD<4:1>:	PWM I/O Pair	Mode bits				
		pin pair is in th pin pair is in th					
bit 7-4	PEN4H:PEN	IH: PWMxH I/	Enable bits ⁽	1)			

REGISTER 15-5: PWMCON1: PWM CONTROL REGISTER 1

- bit 3-0 **PEN4L:PEN1L:** PWMxL I/O Enable bits⁽¹⁾
 - 1 = PWMxL pin is enabled for PWM output

1 = PWMxH pin is enabled for PWM output

0 = PWMxL pin disabled, I/O pin becomes general purpose I/O

0 = PWMxH pin disabled, I/O pin becomes general purpose I/O

Note 1: Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.

SKYTECH

Preliminary

DS70165E-page 4874U.com

REGISTER 15-6: PWMCON2: PWM CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—		SEVOF	PS<3:0>	
bit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_					IUE	OSYNC	UDIS
bit 7					102	oonto	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	E	'0' = Bit is clea	ared	x = Bit is unkn	own
	•						
	• 0001 = 1:2 po 0000 = 1:1 po	ostscale					
bit 7-3	0000 = 1:1 po Unimplemen	ostscale i ted: Read as '					
	0000 = 1:1 p Unimplemen IUE: Immedia 1 = Updates t	ostscale t ed: Read as ' ate Update Ena to the active Pl	able bit DC registers a	are immediate are synchronize	d to the PWM t	ime base	
bit 2	0000 = 1:1 p Unimplemen IUE: Immedia 1 = Updates t 0 = Updates t	ostscale t ed: Read as ' ate Update Ena to the active Pl	able bit DC registers a DC registers a	are synchronize	d to the PWM t	ime base	
bit 7-3 bit 2 bit 1	0000 = 1:1 pc Unimplemen IUE: Immedia 1 = Updates 1 0 = Updates 1 OSYNC: Out 1 = Output ov	ostscale ited: Read as ⁶ ate Update Ena- to the active PI to the active PI put Override S verrides via the	able bit DC registers a DC registers a ynchronizatio OVDCON re	are synchronize n bit	nronized to the	PWM time base	
bit 1	0000 = 1:1 pr Unimplement IUE: Immedia 1 = Updates 1 0 = Updates 1 OSYNC: Out 1 = Output ov 0 = Output ov	ostscale ited: Read as ⁶ ate Update Ena- to the active PI to the active PI put Override S verrides via the	able bit DC registers a DC registers a ynchronizatio OVDCON re OVDCON re	are synchronize n bit gister are synch	nronized to the	PWM time base	
bit 2	0000 = 1:1 pr Unimplemen IUE: Immedia 1 = Updates 1 0 = Updates 1 0SYNC: Out 1 = Output ov 0 = Output ov UDIS: PWM 1 1 = Updates 1	ostscale ate Update Ena to the active Pl to the active Pl put Override S verrides via the verrides via the Update Disable from Duty Cycl	able bit DC registers a DC registers a ynchronizatio OVDCON re OVDCON re bit e and Period	are synchronize n bit gister are synch	nronized to the next Tcy bound are disabled	PWM time base	

ELECTRONIC

Preliminary

© 2007 Microchip Technologyune.heet4U.com **Published by WWW.SKYTECH.ir**

REGISTER 15-7: DTCON1: DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTB	PS<1:0>			DTB	<5:0>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTA	PS<1:0>			DTA	<5:0>		
bit 7							bit 0
Logondi							
Legend: R = Readabl	e hit	W = Writable	hit	II – I Inimplen	nented bit, read	as 'O'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own
	TOR	1 - Dit 13 301			aicu	X = Dit is unit	IOWIT
bit 13-8 bit 7-6 bit 5-0	01 = Clock p 00 = Clock p DTB<5:0>: 1 DTAPS<1:0 11 = Clock p 10 = Clock p 01 = Clock p 00 = Clock p	period for Dead- period for Dead- period for Dead- unsigned 6-bit E >: Dead-Time U period for Dead- period for Dead- period for Dead- period for Dead- period for Dead- period for Dead- Dearbod for Dead- Dearbod for Dead-	Time Unit B is Time Unit B is Dead-Time Val nit A Prescale Time Unit A is Time Unit A is Time Unit A is Time Unit A is	2 Tcy Tcy lue for Dead-Til Select bits 8 Tcy 4 Tcy 2 Tcy Tcy			
	5						

© 2007 Microchip Technology Inc.

Preliminary DS70165E4page14894 Published by WWW.SKYTECH.ir DS70165E-page 4894U.com bit 15

REGISTER 15	5-8: DTCO	N2: DEAD-TI		DL REGISTE	R 2	
U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| DTS4A | DTS4I | DTS3A | DTS3I | DTS2A | DTS2I | DTS1A | DTS1I |
| bit 7 | | | | | | • | bit (|

Logondy			
Legend:		11. The local state of the	
R = Readable b		U = Unimplemented bit, read	
-n = Value at P	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimplemented: Read as '0'		
bit 7	DTS4A: Dead-Time Select for PWM4 Sig	nal Going Active bit	
	1 = Dead time provided from Unit B		
	0 = Dead time provided from Unit A		
bit 6	DTS4I: Dead-Time Select for PWM4 Sign	al Going Inactive bit	
	1 = Dead time provided from Unit B		
	0 = Dead time provided from Unit A		
bit 5	DTS3A: Dead-Time Select for PWM3 Sig	nal Going Active bit	
	 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 		
bit 4	DTS3I: Dead-Time Select for PWM3 Sign	al Going Inactive hit	
	1 = Dead time provided from Unit B	ar coing mactive bit	
	0 = Dead time provided from Unit A		
bit 3	DTS2A: Dead-Time Select for PWM2 Sig	nal Going Active bit	
	1 = Dead time provided from Unit B	J. J	
	0 = Dead time provided from Unit A		
bit 2	DTS2I: Dead-Time Select for PWM2 Sign	al Going Inactive bit	
	1 = Dead time provided from Unit B		
	0 = Dead time provided from Unit A		
bit 1	DTS1A: Dead-Time Select for PWM1 Sig	nal Going Active bit	
	1 = Dead time provided from Unit B		
	0 = Dead time provided from Unit A		
bit 0	DTS1I: Dead-Time Select for PWM1 Sign	al Going Inactive bit	
	1 = Dead time provided from Unit B	ELECTE	RONIC
	0 = Dead time provided from Unit A		

© 2007 Microchip Technology meheet4U.com

U-0 ____

bit 8

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15							bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTAM		_	_	FAEN4	FAEN3	FAEN2	FAEN1
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	FAOVxH<4:1	>:FAOVxL<4:	1>: Fault Inpu	t A PWM Over	ride Value bits		
	1 = The PWM	l output pin is c	driven active o	on an external F	ault input ever	t	
	0 = The PWN	1 output pi <mark>n is c</mark>	driven inactive	on an external	Fault input eve	ent	
bit 7	FLTAM: Fault	t A Mod <mark>e bit</mark>					
				Cycle-by-Cycle			
				ol pins to the pr	ogrammed stat	es in FLTACON	l<15:8>
bit 6-4	Unimplemen	ted: Read as '	0'				
bit 3	FAEN4: Fault	t Input A Enabl	e bit				
				by Fault Input			
				lled by Fault In	put A		
bit 2		t Input A Enabl					
				by Fault Input			
				lled by Fault In	put A		
bit 1		t Input A Enabl					
				by Fault Input Iled by Fault In			
bit 0		t Input A Enabl		med by Fault III	pulA		
		•		by Fault Input	^		
				by Fault Input			
				12 1012 (Inc. 12)		2010 101 101 101 100 ALL	
			F	LEC	; T R (2

REGISTER 15-9: FLTACON: FAULT A CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L			
bit 15		·	·				bit 8			
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTBM	—	—	_	FBEN4 ⁽¹⁾	FBEN3 ⁽¹⁾	FBEN2 ⁽¹⁾	FBEN1 ⁽¹⁾			
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-8	FBOVxH<4:1	>:FBOVxL<4:	1>: Fault Inpu	t B PWM Over	ride Value bits					
	1 = The PWM	l output pin is o	driven active c	on an external F	ault input even	t				
	0 = The PWN	l output pin is c	driven inactive	on an externa	I Fault input eve	ent				
bit 7	FLTBM: Fault B Mode bit									
				Cycle-by-Cycle						
				ol pins to the pr	ogrammed stat	es in FLTBCON	N<15:8>			
bit 6-4	-	ted: Read as '								
bit 3		Input B Enabl								
				by Fault Input						
				olled by Fault In	put B					
bit 2		input B Enabl								
				by Fault Input						
bit 1				nou by r duit in	pare					
	FBEN2: Fault Input B Enable bit ⁽¹⁾ 1 = PWM2H/PWM2L pin pair is controlled by Fault Input B									
	0 = PWM2H/PWM2L pin pair is not controlled by Fault Input B									
bit 0	FBEN1: Fault Input B Enable bit ⁽¹⁾									
	1 = PWM1H/PWM1L pin pair is controlled by Fault Input B									
	0 = PWM1H/	PWM1L pin pai	r is not contro	lled by Fault In	put B					
Note 1: Fau	ult A pin has pri	ority over Fault	B nin if enab	hed						
	an A pin nas ph	only over 1 aut	D pin, il chac	Jeu.						
					GIR		IG			

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
POVD4H	POVD4L	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15						·	bit 8
R/W-0	DAMO	DAMO	DAMO	DANO	D/M/ O	R/W-0	R/W-0
POUT4H	R/W-0 POUT4L	R/W-0 POUT3H	R/W-0 POUT3L	R/W-0 POUT2H	R/W-0 POUT2L	POUT1H	POUT1L
bit 7	100142	1001011	TOOTOL	1001211	100122	100111	bit (
Legend:						,	
R = Readable	bit	W = Writable			mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	1 = Output or	I>:POVDxL<4: PWMx I/O pin PWMx I/O pin PWMx I/O pin	is controlled	by the PWM ge		ding POUTxH:F	OUTxL bit
oit 7-0		I>:POUTxL<4:		-		5	
					- ng POVDxH:PC	V/Dvl bit is clo	arad
					ding POVDXH:F		
		J pin is driven i	nactive when	the correspond		OVDXL bit is c	eared
	_	_					_
					_		
					_		
				: L E () T R () N I (3

REGISTER 15-11: OVDCON: OVERRIDE CONTROL REGISTER

REGISTER 15-12: PDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC1	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit (
Legend:							
R = Readable	hit	W = Writable	hit	II – Unimplen	nented bit, read	l ac '0'	
-n = Value at P		1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	0000
	OK	I = Dit is set			areu		
bit 15-0	PDC1-15-0	·: PWM Duty Cy	rela #1 Valua	hite			
DII 15-0	FDCICISIO	•. P WIVI Duty Cy	cie #1 value	DILS			
						C	
REGISTER 1	5-13: PDC2	: PWM DU <mark>TY</mark>	CYCLE RE	GISTER 2			
REGISTER 1	5-13: PDC2 R/W-0	: PWM DUTY R/W-0	CYCLE RE R/W-0	GISTER 2 R/W-0	R/W-0	R/W-0	R/W-0
			R/W-0		R/W-0	R/W-0	R/W-0
			R/W-0	R/W-0	R/W-0	R/W-0	
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	
R/W-0 bit 15	R/W-0	R/W-0	R/W-0 PDC2 R/W-0	R/W-0 2<15:8>			bit 8 R/W-0
R/W-0 bit 15	R/W-0	R/W-0	R/W-0 PDC2 R/W-0	R/W-0 2<15:8> R/W-0			bit 8
R/W-0 bit 15 R/W-0 bit 7	R/W-0	R/W-0	R/W-0 PDC2 R/W-0	R/W-0 2<15:8> R/W-0			bit 8 R/W-0
R/W-0 bit 15 R/W-0 bit 7 Legend:	R/W-0	R/W-0	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0>	R/W-0	R/W-0	bit 8 R/W-0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend:	R/W-0 R/W-0	R/W-0	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0>	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable I '1' = Bit is set	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen '0' = Bit is cle	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen '0' = Bit is cle	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable -n = Value at P	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable I '1' = Bit is set	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen '0' = Bit is cle	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable -n = Value at P	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable I '1' = Bit is set	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen '0' = Bit is cle	R/W-0	R/W-0	bit 8 R/W-0 bit 0
R/W-0 bit 15 R/W-0 bit 7 Legend: R = Readable -n = Value at P	R/W-0 R/W-0	R/W-0 R/W-0 W = Writable I '1' = Bit is set	R/W-0 PDC2 R/W-0 PDC	R/W-0 2<15:8> R/W-0 2<7:0> U = Unimplen '0' = Bit is cle	R/W-0	R/W-0	bit 8 R/W-0 bit 0

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology ne.heet4U.com

REGISTER 15-14: PDC3: PWM DUTY CYCLE REGISTER 3 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PDC3<15:8> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PDC3<7:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown PDC3<15:0>: PWM Duty Cycle #3 Value bits bit 15-0 REGISTER 15-15: PDC4: PWM DUTY CYCLE REGISTER 4 R/W-0 **R/W-0** R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PDC4<15:8> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 **R/W-0** R/W-0 R/W-0 R/W-0 PDC4<7:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-0 PDC4<15:0>: PWM Duty Cycle #4 Value bits ELECTRO

© 2007 Microchip Technology Inc.

Preliminary

Published by WWW.SKYTECH.ir

DS70165E-page 4954U.com

NOTES:



DS70165E-page 196

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

16.0 QUADRATURE ENCODER **INTERFACE (QEI) MODULE**


Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).


This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI include:

- · Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode •
- Programmable digital noise filters on inputs ٠
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> (QEICON<10:8>). Figure 16-1 depicts the Quadrature Encoder Interface block diagram.





© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 4974U.com **Published by WWW.SKYTECH.ir**

16.1 Quadrature Encoder Interface Logic

A typical incremental (a.k.a. optical) encoder has three outputs: Phase A, Phase B and an index pulse. These signals are useful and often required in position and speed control of ACIM and SR motors.

The two channels, Phase A (QEA) and Phase B (QEB), have a unique relationship. If Phase A leads Phase B, then the direction (of the motor) is deemed positive or forward. If Phase A lags Phase B, then the direction (of the motor) is deemed negative or reverse.

A third channel, termed index pulse, occurs once per revolution and is used as a reference to establish an absolute position. The index pulse coincides with Phase A and Phase B, both low.

16.2 16-bit Up/Down Position Counter Mode

The 16-bit up/down counter counts up or down on every count pulse, which is generated by the difference of the Phase A and Phase B input signals. The counter acts as an integrator whose count value is proportional to position. The direction of the count is determined by the UPDN signal which is generated by the Quadrature Encoder Interface logic.

16.2.1 POSITION COUNTER ERROR CHECKING

Position counter error checking in the QEI is provided for and indicated by the CNTERR bit (QEICON<15>). The error checking only applies when the position counter is configured for Reset on the Index Pulse modes (QEIM < 2:0 > = 110 or 100). In these modes, the contents of the POSCNT register are compared with the values (0xFFFF or MAXCNT + 1, depending on direction). If these values are detected, an error condition is generated by setting the CNTERR bit and a QEI counter error interrupt is generated. The QEI counter error interrupt can be disabled by setting the CEID bit (DFLTCON<8>). The position counter continues to count encoder edges after an error has been detected. The POSCNT register continues to count up/down until a natural rollover/underflow. No interrupt is generated for the natural rollover/underflow event. The CNTERR bit is a read/write bit and is reset in software by the user.

16.2.2 POSITION COUNTER RESET

The Position Counter Reset Enable bit, POSRES (QEI<2>), controls whether the position counter is reset when the index pulse is detected. This bit is only applicable when QEIM<2:0> = 100 or 110.

If the POSRES bit is set to '1', then the position counter is reset when the index pulse is detected. If the POSRES bit is set to '0', then the position counter is not reset when the index pulse is detected. The position counter will continue counting up or down, and will be reset on the rollover or underflow condition.

The interrupt is still generated on the detection of the index pulse and not on the position counter overflow/ underflow.

16.2.3 COUNT DIRECTION STATUS

As mentioned in the previous section, the QEI logic generates a UPDN signal, based upon the relationship between Phase A and Phase B. In addition to the output pin, the state of this internal UPDN signal is supplied to an SFR bit, UPDN (QEICON<11>), as a read-only bit. To place the state of this signal on an I/O pin, the SFR bit, PCDOUT (QEICON<6>), must be set to '1'.

16.3 Position Measurement Mode

There are two measurement modes which are supported and are termed x2 and x4. These modes are selected by the QEIM<2:0> mode select bits located in SFR QEICON<10:8>.

When control bits, QEIM<2:0> = 100 or 101, the x2 Measurement mode is selected and the QEI logic only looks at the Phase A input for the position counter increment rate. Every rising and falling edge of the Phase A signal causes the position counter to be incremented or decremented. The Phase B signal is still utilized for the determination of the counter direction, just as in the x4 Measurement mode.

Within the x2 Measurement mode, there are two variations of how the position counter is reset:

- Position counter reset by detection of index pulse, QEIM<2:0> = 100.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 101.

When control bits, QEIM<2:0> = 110 or 111, the x4 Measurement mode is selected and the QEI logic looks at both edges of the Phase A and Phase B input signals. Every edge of both signals causes the position counter to increment or decrement.

Within the x4 Measurement mode, there are two variations of how the position counter is reset:

- Position counter reset by detection of index pulse, QEIM<2:0> = 110.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 111.

The x4 Measurement mode provides for finer resolution data (more position counts) for determining motor position.

Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir

16.4 **Programmable Digital Noise** Filters

The digital noise filter section is responsible for rejecting noise on the incoming capture or quadrature signals. Schmitt Trigger inputs and a 3-clock cycle delay filter combine to reject low-level noise and large, short duration noise spikes that typically occur in noise prone applications, such as a motor system.

The filter ensures that the filtered output signal is not permitted to change until a stable value has been registered for three consecutive clock cycles.

For the QEA, QEB and INDX pins, the clock divide frequency for the digital filter is programmed by bits, QECK<2:0> (DFLTCON<6:4>), and are derived from the base instruction cycle, TCY.

To enable the filter output for channels QEA, QEB and INDX, the QEOUT bit must be '1'. The filter network for all channels is disabled on POR.

Alternate 16-bit Timer/Counter 16.5

When the QEI module is not configured for the QEI mode, QEIM<2:0> = 0.01, the module can be configured as a simple 16-bit timer/counter. The setup and control of the auxiliary timer is accomplished through the QEICON SFR register. This timer functions identically to Timer1. The QEA pin is used as the timer clock input.

When configured as a timer, the POSCNT register serves as the Timer Count register and the MAXCNT register serves as the Period register. When a Timer/ Period register match occur, the QEI interrupt flag will be asserted.

The only exception between the general purpose timers and this timer is the added feature of external up/down input select. When the UPDN pin is asserted high, the timer will increment up. When the UPDN pin is asserted low, the timer will be decremented.

Note:	Changing the operational mode (i.e., from
	QEI to timer or vice versa) will not affect the
	Timer/Position Count register contents.

The UPDN control/status bit (QEICON<11>) can be used to select the count direction state of the Timer register. When UPDN = 1, the timer will count up. When UPDN = 0, the timer will count down.

In addition, control bit UPDN_SRC, (QEICON<0>), determines whether the timer count direction state is based on the logic state written into the UPDN control/ status bit (QEICON<11>) or the QEB pin state. When UPDN_SRC = 1, the timer count direction is controlled from the QEB pin. Likewise, when UPDN_SRC = 0, the timer count direction is controlled by the UPDN bit.

Note: This timer does not support the External Asynchronous Counter mode of operation. If using an external clock source, the clock will automatically be synchronized to the internal instruction cycle.

16.6 QEI Module Operation During CPU Sleep Mode

QEI OPERATION DURING CPU 16.6.1 SLEEP MODE

The QEI module will be halted during the CPU Sleep mode.

16.6.2 TIMER OPERATION DURING CPU SLEEP MODE

During CPU Sleep mode, the timer will not operate because the internal clocks are disabled.

QEI Module Operation During CPU 16.7 Idle Mode

Since the QEI module can function as a Quadrature Encoder Interface, or as a 16-bit timer, the following section describes operation of the module in both modes.

16.7.1**QEI OPERATION DURING CPU** IDLE MODE

TRON

EC

When the CPU is placed in the Idle mode, the QEI module will operate if QEISIDL (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR. For halting the QEI module during the CPU Idle mode, QEISIDL should be set to '1'.

Preliminary

16.7.2 TIMER OPERATION DURING CPU **IDLE MODE**

When the CPU is placed in the Idle mode and the QEI module is configured in the 16-bit Timer mode, the 16-bit timer will operate if QEISIDL (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR. For halting the timer module during the CPU Idle mode, QEISIDL should be set to '1'.

If the QEISIDL bit is cleared, the timer will function normally as if the CPU Idle mode had not been entered.

16.8 **Quadrature Encoder Interface** Interrupts

The Quadrature Encoder Interface has the ability to generate an interrupt on occurrence of the following events:

- Interrupt on 16-bit up/down position counter rollover/underflow
- Detection of qualified index pulse or if CNTERR bit is set
- Timer period match event (overflow/underflow)
- Gate accumulation event

The QEI Interrupt Flag bit, QEIIF, is asserted upon occurrence of any of the above events. The QEIIF bit must be cleared in software. QEIIF is located in the IFS3 register.

Enabling an interrupt is accomplished via the respective enable bit, QEIIE. The QEIIE bit is located in the IEC3 register.

16.9 **Control and Status Registers**

The QEI module has four user-accessible registers. The registers are accessible in either Byte or Word mode. These registers are:

- Control/Status Register (QEICON) This register allows control of the QEI operation and status flags indicating the module state.
- Digital Filter Control Register (DFLTCON) This register allows control of the digital input filter operation.
- Position Count Register (POSCNT) This location allows reading and writing of the 16-bit position counter.
- Maximum Count Register (MAXCNT) The MAX-CNT register holds a value that will be compared to the POSCNT counter in some operations.

Note: The POSCNT register allows bvte accesses, however, reading the register in byte mode may result in partially updated values in subsequent reads. Either use Word mode reads/writes or ensure that the counter is not counting during byte operations.

ELECTRONIC

R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
CNTERR	—	QEISIDL	INDEX	UPDN		QEIM<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWPAB bit 7	PCDOUT	TQGATE	TQCK	PS<1:0>	POSRES	TQCS	UPDN_SRC
							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	1 = Position c 0 = No position c	ount Error Status count error has on count error h g only applies v	occurred as occurred	2:0> = '110' or	'100')		
bit 14	Unimplemen	ted: Read as 'o)'				
bit 13		p in Idl <mark>e Mode</mark>					
		ue module oper module operati			lle mode		
bit 12		Pin State Statu					
511 12	1 = Index pin			Striy)			
	0 = Index pin						
bit 11	1 = Position (0 = Position ((Read-only bi	on Counter Directio Counter Directio Counter Directio t when QEIM<2 pit when QEIM<	n is positive (n is negative 2:0> = '1XX')	(+) (-)			
bit 10-8	QEIM<2:0>: (Quadrature End	oder Interfac	e Mode Select	bits		
					ith position coun	-	
					with Index Pulse	-	
					ith position coun	-	· · · ·
		d (Module disab		ed (xz mode) \	with Index Pulse	reset of positi	on counter
		d (Module disab					
	001 = Starts 1		ieu)				_
		ature Encoder Ir	terface/Timer	off) T R () N I (C
bit 7		se A and Phase					
		and Phase B in	•	•			
	± -1 has 1						
		and Phase B in	puts not swap	oped			
bit 6	0 = Phase A a	and Phase B in sition Counter I	• •	•	le bit		
bit 6	0 = Phase A a PCDOUT: Po	sition Counter I	Direction State	e Output Enab	le bit El logic controls	state of I/O pi	n)
bit 6	0 = Phase A a PCDOUT: Po 1 = Position (sition Counter I Counter Directio	Direction State	e Output Enab put Enable (QE		-	n)
bit 6 bit 5	0 = Phase A a PCDOUT: Po 1 = Position 0 0 = Position 0 TQGATE: Tin	sition Counter I Counter Directic Counter Directic ner Gated Time	Direction State on Status Out on Status Out Accumulatio	e Output Enab put Enable (QE put Disabled (N n Enable bit	El logic controls	-	n)
	0 = Phase A a PCDOUT: Po 1 = Position C 0 = Position C TQGATE: Tin 1 = Timer gat	sition Counter I Counter Directic Counter Directic	Direction State on Status Outp on Status Outp Accumulatio ulation enable	e Output Enab put Enable (QE put Disabled (N n Enable bit ed	El logic controls	-	n)

REGISTER 16-1: QEICON: QEI CONTROL REGISTER

Preliminary DS70165E-page 2014 Published by WWW.SKYTECH.ir DS70165E-page 2014U.com

REGISTER 16-1: QEICON: QEI CONTROL REGISTER (CONTINUED)

bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
	(Prescaler utilized for 16-bit Timer mode only)
bit 2	POSRES: Position Counter Reset Enable bit
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
	(Bit only applies when QEIM<2:0> = 100 or 110)
bit 1	TQCS: Timer Clock Source Select bit
	1 = External clock from pin QEA (on the rising edge)
	0 = Internal clock (TCY)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit 1 = QEB pin State Defines Position Counter Direction 0 = Control/Status bit, UPDN (QEICON<11>), Defines Timer Counter (POSCNT) direction
	Note: When configured for QEI mode, control bit is a 'don't care'.



Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	<u> </u>	—	_	—	IMV<	2:0>	CEID			
bit 15							bit			
R/W-0		R/W-0		U-0	U-0	U-0	U-0			
QEOUT		QECK<2:0>				_	_			
bit 7		420114210					bit			
Legend:										
R = Readable	a hit	W = Writable b	Nit.	II – Unimplen	nented bit, read	25.0				
-n = Value at		'1' = Bit is set	JII -	'0' = Bit is cle		x = Bit is unkn	own			
	T OIL			0 - Bit io olo	alou					
bit 15-11	Unimpleme	ented: Read as 'o	,							
bit 10-9	-	ndex Match Value		e bite allow the i	iser to specify th	a state of the (
JIC 10-9										
		ns during an Inde	-	en the POSCNI	register is to be	e reset.				
		ature Count Mod								
	IMV1=	Required State of	Phase B in	put signal for m	atch on index p	ulse				
		Required State of								
		ature Count Mod		paroignariorm						
			-				2			
		Selects Phase in								
	IMV0=	Required State of	t the selecte	d Phase input s	ignal for match	on index pulse				
bit 8	CEID: Coun	t Error Interrupt	Disable bit							
	1 = Interrupts due to count errors are disabled									
	0 = Interrupts due to count errors are enabled									
	0 = Interrup	ts due to count er	rors are ena	abled						
bit 7	0 = Interrup QEOUT: QE	ts due to count er A/QEB/INDX Pir	rrors are ena	abled	bit					
bit 7	0 = Interrup QEOUT: QE 1 = Digital fi	ts due to count er A/QEB/INDX Pir Iter outputs enab	rors are ena Digital Filte led	abled er Output Enable	bit					
bit 7	0 = Interrup QEOUT: QE 1 = Digital fi	ts due to count er A/QEB/INDX Pir	rors are ena Digital Filte led	abled er Output Enable	e bit					
bit 7 bit 6-4	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi	ts due to count er A/QEB/INDX Pir Iter outputs enab	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0>	ts due to count er A/QEB/INDX Pin Iter outputs enab Iter outputs disab	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256	ts due to count en A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND Clock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128	ts due to count en A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND Clock Divide Clock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:02 111 = 1:256 110 = 1:128 101 = 1:64	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND : Clock Divide Clock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:02 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab Clock Divide Clock Divide Clock Divide Clock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:320 011 = 1:16	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND Clock Divide Clock Divide Clock Divide Clock Divide Clock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:320 011 = 1:160 010 = 1:4 C	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND Clock Divide Clock Divide Clock Divide Clock Divide Clock Divide Clock Divide Lock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32 011 = 1:16 010 = 1:4 C 010 = 1:2 C	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND2 Clock Divide Clock Divide Clock Divide Clock Divide Iock Divide Iock Divide Iock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32 011 = 1:16 010 = 1:4 C	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND2 Clock Divide Clock Divide Clock Divide Clock Divide Iock Divide Iock Divide Iock Divide	rors are ena Digital Filte led led (normal	abled or Output Enable pin operation)						
	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32 011 = 1:16 010 = 1:4 C 001 = 1:2 C 000 = 1:1 C	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND2 Clock Divide Clock Divide Clock Divide Clock Divide Clock Divide Iock Divide Iock Divide Iock Divide	rors are ena Digital Filte led led (normal X Digital Filt	abled or Output Enable pin operation)						
bit 6-4	0 = Interrup QEOUT: QE 1 = Digital fi 0 = Digital fi QECK<2:0> 111 = 1:256 110 = 1:128 101 = 1:64 100 = 1:32 011 = 1:16 010 = 1:4 C 001 = 1:2 C 000 = 1:1 C	ts due to count er A/QEB/INDX Pir Iter outputs enab Iter outputs disab : QEA/QEB/IND2 Clock Divide Clock Divide Clock Divide Clock Divide Iock Divide Iock Divide Iock Divide	rors are ena Digital Filte led led (normal X Digital Filt	abled or Output Enable pin operation)	Select Bits					

TCON DIGITAL EN TER CONTROL REGISTER

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page12034 Published by WWW.SKYTECH.ir DS70165E-page 2034U.com NOTES:



DS70165E-page 204

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shift out bits from the SPIxSR to SDOx pin and simultaneously shift in data from SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF or SPI2IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE or SPI2IE).

The receive operation is double-buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module will set the SPIROV bit indicating an overflow condition. The transfer of the data from SPIxSR to SPIxBUF will not be completed and the new data will be lost. The module will not respond to SCL transitions while SPIROV is '1', effectively disabling the module until SPIxBUF is read by user software.

Transmit writes are also double-buffered. The user writes to SPIxBUF. When the master or slave transfer is completed, the contents of the shift register (SPIxSR) are moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note: Both the transmit buffer (SPIxTXB) and the receive buffer (SPIxRXB) are mapped to the same register address, SPIxBUF. Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register.

To set up the SPI module for the Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 3. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

The SPI module generates an interrupt indicating completion of a byte or word transfer, as well as a separate interrupt for all SPI error conditions.


Note: Both SPI1 and SPI2 can trigger a DMA data transfer. If SPI1 or SPI2 is selected as the DMA IRQ source, a DMA transfer occurs when the SPI1IF or SPI2IF bit gets set as a result of an SPI1 or SPI2 byte or word transfer.

© 2007 Microchip Technology Inc.

D970166E-page 2054U.com

Published by WWW.SKYTECH.in


Preliminary




SPI MODULE BLOCK DIAGRAM **FIGURE 17-1:**




Preliminary © 2007 Microchip Technology Ina heet4 Published by WWW.SKYTECH.ir © 2007 Microchip Teohnologyme.heet4U.com











© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2074U.com




TABLE 17-1: SAMPLE SCKx FREQUENCIES

Fcy = 40 MHz			Settings	ttings		
		1:1	2:1	4:1	6:1	8:1
Primary Prescaler Settings	1:1	Invalid	Invalid	10000	6666.67	5000
	4:1	10000	5000	2500	1666.67	1250
	16:1	2500	1250	625	416.67	312.50
	64:1	625	312.5	156.25	104.17	78.125
FCY = 5 MHz						
Primary Prescaler Settings	1:1	5000	2500	1250	833	625
	4:1	1250	625	313	208	156
	16:1	313	156	78	52	39
	64:1	78	39	20	13	10

Note: SCKx frequencies shown in kHz.

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

REGISTER 17-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 SPIEN SPISIDL _ ___ _ _ bit 15 bit 8 U-0 R/C-0 U-0 U-0 U-0 U-0 R-0 R-0 SPIROV SPITBF SPIRBF ____ ____ bit 7 bit 0 Legend: C = Clearable bitR = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module Unimplemented: Read as '0' bit 14 bit 13 SPISIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as '0' SPIROV: Receive Overflow Flag bit bit 6 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register. 0 = No overflow has occurred Unimplemented: Read as '0' bit 5-2 bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. CTRO

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2094U.com **Published by WWW.SKYTECH.ir**

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15				•			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>
oit 7							bit
egend:							
R = Readable		W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
oit 15-13	-	ted: Read as '		n madaa antul			
bit 12	1 = Internal S	able SCKx pin PI clock is disa PI clock is ena	abled, pin func				
oit 11		able SDOx pin					
		is not used by is controlled b		unctions as I/O			
bit 10		ord/Byte Comn		ect hit			
	1 = Communi	ication is word-	wide (16 bits)				
		cation is byte-					
bit 9	Master mode 1 = Input data	ata Input Samj <u>:</u> a sampled at e a sampled at m	nd of data outp				
	Slave mode:			n Slave mode.			
oit 8		lock Edge Sele					
					clock state to Idle		
oit 7		Select Enable		de)			
		ised for Slave i		olled by port fu	unction		10.00
bit 6		Polarity Select		in of port it			
	1 = Idle state	for clock is a h	high level; activ	<mark>re</mark> state is a lov			
				e state is a high			
oit 5	1 = Master m	ter Mode Enat	ole bit	ELE	CTR		
	0 = Slave mo						
oit 4-2	SPRE<2:0>:	Secondary Pre	escale bits (Ma	ister mode)			
		dary prescale dary prescale 2					
	000 = Secon	dary prescale 8	3:1				
oit 1-0		Primary Presc	ale bits (Maste	er mode)			
	11 = Primary 10 = Primary						
	01 = Primary						
		prescale 64:1					

Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).

Preliminary © 2007 Microchip Technology in a heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

REGISTER 1	17-3: SPIXC	ON2: SPIX C	ONTROL RE	EGISTER 2			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	—	_	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	_	_	_	—	—	FRMDLY	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 14 bit 13	0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fra	SPIx support en SPIx support dis me Sync Pulse nc pulse input nc pulse output ame Sync Pulse	sabled Direction Cor (slave) t (master) e Polarity bit				
	0 = Frame sy	nc pulse is acti nc pulse is acti	ve-low				
bit 12-2	-	ted: Read as '					
bit 1	1 = Frame sy	ame Sync Pulse nc pulse coinci nc pulse prece	des with first h	oit clock			
bit 0	Unimplemen	i ted: This bit m	ust not be set	to '1' by the us	ser application		

REGISTER 17-3: SPIxCON2: SPIx CONTROL REGISTER 2



© 2007 Microchip Technology Inc.

Preliminary

NOTES:



DS70165E-page 212

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

18.0 INTER-INTEGRATED CIRCUIT (I²C)

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The dsPIC33F devices have up to two I^2C interface modules, denoted as I2C1 and I2C2. Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each l^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly.

18.1 Operating Modes

The hardware fully implements all the master and slave functions of the 1^2 C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC30F Family Reference Manual*".

18.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

18.3 I²C Interrupts

The I²C module generates two interrupt flags, MI2CxIF (I²C Master Events Interrupt Flag) and SI2CxIF (I²C Slave Events Interrupt Flag). A separate interrupt is generated for all I²C error conditions.

18.4 Baud Rate Generator

In 1²C Master mode, the reload value for the BRG is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to '0' and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCLx pin is sampled high.

As per the I²C standard, FSCL may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

FCY

EQUATION 18-1: SERIAL CLOCK RATE


 $I2CxBRG = \left(\frac{FCY}{FSCL} - \right)$

© 2007 Microchip Technology Inc.

Preliminary

D970166E-page 2434U.com





Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir

18.5 I²C Module Addresses

The I2CxADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value, '11110 A9 A8' (where A9 and A8 are two Most Significant bits of I2CxADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

TABLE 18-1: 7-BIT I²C™ SLAVE ADDRESSES SUPPORTED BY dsPIC33F

0x00	General call address or Start byte				
0x01-0x03	Reserved				
0x04-0x07	Hs mode Master codes				
0x08-0x77	Valid 7-bit addresses				
0x78-0x7b	Valid 10-bit addresses (lower 7 bits)				
0x7c-0x7f	Reserved				

18.6 Slave Address Masking

The I2CxMSK register (Register 18-3) designates address bit positions as "don't care" for both 7-bit and 10-bit Address modes. Setting a particular bit location (= 1) in the I2CxMSK register, causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

18.7 IPMI Support

The control bit, IPMIEN, enables the module to support the Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

18.8 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON < 7 > = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address.

18.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

18.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

18.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin will be held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

18.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

Preliminary

D970166E-page 2454U.com

Published by WWW.SKYTECH.ir

18.11 Slope Control

The l^2C standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

18.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CxBRG and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

18.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the I^2C master events interrupt flag and reset the master portion of the I^2C port to its Idle state.

SKYTECH

Preliminary © 2007 Microchip Tel Published by WWW.SKYT

© 2007 Microchip Technologyune.heet4U.com

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15			I				bit 8		
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit (
Legend:		U = Unimplem	nented bit, rea	d as '0'					
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HC = Cleared	in hardware		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15 bit 14	0 = Disables	he I2Cx module	e. All I ² C pins	es the SDAx a are controlled	nd SCLx pins a by port function	as serial port pir ns.	าร		
bit 13	-	p in Idle Mode I							
bit 13	1 = Discontin	ue mod <mark>ule ope</mark>	ration when de		n Idle mode				
		module operati			20 1				
bit 12	1 = Release \$ 0 = Hold SCL <u>If STREN = 1</u>	x clock low (clo :_	ock stretch)						
	at beginning of <u>If STREN = 0</u>	of slave transm	ission. Hardwa	are clear at en	nd write '1' to re d of slave recep ck). Hardware c	otion.			
bit 11	IPMIEN: Intel	ligent Periphera e is enabled; a			MI) Enable bit				
bit 10	A10M: 10-bit	Slave Address	bit				_		
		is a 10-bit slav is a 7-bit slave							
bit 9	1 = Slew rate	able Slew Rate control disable control enable	d						
bit 8	1 = Enable I/0	<mark>is</mark> Input Levels O pin threshold	s compliant wi						
	0 = Disable SMBus input thresholds								
bit 7	1 = Enable ir (module)	ral Call Enable hterrupt when a is enabled for r call address dis	general call a eception)	•	ilave) ived in the I2C	(RSR			
bit 6	STREN: SCL	x Clock Stretch	Enable bit (w	hen operating	as I ² C slave)				
	Used in conju	nction with SC oftware or recei	LREL bit. ve clock streto	ching	·				

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page12474
Published by WWW.SKYTECH.ir DS70165E-page 2474U.com

REGISTER 18-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	 RCEN: Receive Enable bit (when operating as I²C master) 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress



Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

REGISTER 1	8-2: I2CxS	TAT: I2Cx ST	ATUS REG	STER					
R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC		
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10		
bit 15							bit 8		
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC		
IWCOL	I2COV	D_A	P	S	R_W	RBF	TBF		
bit 7							bit 0		
Legend:		U = Unimpler	mented bit. rea	ad as '0'					
R = Readable	bit	W = Writable		HS = Set in h	ardware	HSC = Hardwa	are set/cleared		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15 bit 14	(when operati 1 = NACK rec 0 = ACK rece Hardware set	eived from slav ived from slav or clear at end	ter, applicable we d of slave Ack	nowledge.	nsmit operation	e to master trans	smit operation)		
Sitti	1 = Master tra 0 = Master tra	ansmit <mark>is in pro</mark> ansmit is not in	gress (8 bits - progress	+ ACK)		end of slave Ack			
bit 13-11	Unimplemen	t ed: Read as '	0'						
bit 10	1 = A bus coll 0 = No collisio		detected dur	ing a master o	peration				
bit 9	1 = General o 0 = General o	neral Call Statu all address wa all address wa when address	as received as not received		ess. Hardware o	clear at Stop det	ection.		
bit 8	1 = 10-bit add 0 = 10-bit add	t Address Stat lress was mate lress was not r at match of 2r	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.		
bit 7	1 = An attemp 0 = No collisio	on	2CxTRN regis		ause the I ² C mo		C		
bit 6	 Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). I2COV: Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). 								
bit 5	D_A: Data/Ac 1 = Indicates 0 = Indicates	ldress bit (whe that the last by that the last by	en operating a /te received w /te received w	s I ² C slave) vas data vas device add					
bit 4	0 = Stop bit w	that a Stop bit as not detecte or clear when	d last	ected last ed Start or Sto	p detected.				

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page12194
Published by WWW.SKYTECH.ir

REGISTER 18-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
1.11.0	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.
	SKYTECH

Preliminary

© 2007 Microchip Technology me.heet4U.com **Published by WWW.SKYTECH.ir**

REGISTER 18-3:

U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 AMSK9 AMSK8 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-10 Unimplemented: Read as '0' bit 9-0 AMSKx: Mask for Address bit x Select bit 1 = Enable masking for bit x of incoming message address; bit match not required in this position 0 = Disable masking for bit x; bit match required in this position ELECTRONI

I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2214U.com

Published by WWW.SKYTECH.ir

NOTES:



DS70165E-page 222

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features						
	of this group of dsPIC33F devices. It is not						
	intended to be a comprehensive reference						
	source. To complement the information in						
	this data sheet, refer to the "dsPIC30F						
	Family Reference Manual" (DS70046).						

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33F device family. The UART is a fullduplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 19-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM



Note 1: Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.

2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

Published by WWW.SKYTECH.ir

© 2007 Microchip Technology Inc.


Preliminary

DS70166E-page 2234U.com

19.1 **UART Baud Rate Generator (BRG)**

The UART module includes a dedicated 16-bit Baud Rate Generator. The BRGx register controls the period of a free-running 16-bit timer. Equation 19-1 shows the formula for computation of the baud rate with BRGH = 0.





Example 19-1 shows the calculation of the baud rate error for the following conditions:

- FCY = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for BRGx = 0), and the minimum baud rate possible is FCY/(16 * 65536).

Equation 19-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 19-2: **UART BAUD RATE WITH BRGH** = 1

Baud Rate =
$$\frac{FCY}{4 \cdot (BRGx + 1)}$$

BRGx = $\frac{FCY}{4 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (Fosc/2).

The maximum baud rate (BRGH = 1) possible is FCY/4 (for BRGx = 0), and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the BRGx register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

BAUD RATE ERROR CALCULATION (BRGH = 0) EXAMPLE 19-1:



Preliminary © 2007 Microchip Technology Published by WWW.SKYTEC © 2007 Microchip Technology Incheet 4U.com

19.2 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the BRGx register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- 5. Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

19.3 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in **Section 19.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bits, UTXISEL<1:0>.

19.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG register with a dummy character to initiate transmission (value is ignored).
- 4. Write 0x55 to UxTXREG loads Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

19.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in **Section 19.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

19.6 Flow Control Using UxCTS and UxRTS Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled active-low pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and the reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configures these pins.

19.7 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder.

19.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

19.7.2 BUILT-IN IrDA ENCODER AND DECODER

Preliminary

Published by WWW.SKYTECH.ir

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

© 2007 Microchip Technology Inc.

DS70166E-page 2254U.com

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTE	v —	USIDL	IREN ⁽¹⁾	RTSMD	—	UEN	<1:0>
bit 15	÷						bit 8
R/W-0 H	C R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL
bit 7							bit (
Legend:		HC = Hardwar	e cleared				
R = Reada	ble bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		RTx Enable bit					
						ned by UEN<1 JARTx power co	
bit 14		ted: Read as 'o)'				
bit 13	-	in Idle Mod <mark>e bit</mark>					
		ue module ope		levice enters lo	die mode.		
	0 = Continue	module operat	ion in Idle mo	de			
bit 12	IREN: IrDA E	ncoder and Dee	coder Enable	bit ⁽¹⁾			
		oder and decoo oder and decoo					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	it			
		in in Simplex m in in Flow Cont					
bit 10	Unimplemen	ted: Read as 'o)'				
bit 9-8	UEN<1:0>: U	ARTx Enable b	its				
	10 =UxTX, Ux 01 =UxTX, Ux	xRX, UxCTS ar xRX and UxRTS d <mark>UxR</mark> X pins ar	nd UxRTS pin S pins are ena	s are enabled abled and used	and used d; UxCTS pin co	ntrolled by port ontrolled by por CLK pins contr	t latches
bit 7		-up on Start bit				la de la compañía de	
				RX pin; interru	pt generated o	n falling edge; l	bit cleared
	0 = No wake	are on following -up enabled	nsing edge	ELE	C T F	? O N	
bit 6		RTx Loopback	Mode Select				
		oopback mode					
	0 = Loopbacl	k mode is disab	led				
bit 5		-Baud Enable					
	cleared in	n hardware upo	n completion		er – requires re	eception of a Sy	nc field (55h)
bit 4		e measurement eive Polarity In		ompieteu			
	1 = UxRX Idle	-					
	0 = UxRX Idle						
Note 1:	This feature is only	v available for th	ne 16x BRG n	node (BRGH =	: 0) .		

REGISTER 19-1: UXMODE: UARTX MODE REGISTER

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology Inc.heet4U.com

UxMODE: UARTx MODE REGISTER (CONTINUED) REGISTER 19-1:

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 - 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- STSEL: Stop Bit Selection bit bit 0
 - 1 = Two Stop bits
 - 0 =One Stop bit

Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

Bit availability depends on pin availability. 2:



Preliminary

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1		
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0		
URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA		
bit 7							bit (
Legend:		HC = Hardwar	e cleared						
R = Readable	bit	W = Writable k	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15,13	11 =Reserved 10 =Interrupt transmit 01 =Interrupt operatio 00 =Interrupt	>: Transmissio d; do not use when a charact buffer become when the last c ns are complete when a charact ne character op	er is transfer s empty haracter is sl ed er is transfer	red to the Tran hifted out of the red to the Tran	smit Shift Regis Transmit Shift	Register; all tra	ansmit		
bit 14	UTXINV: IrDA 1 = IrDA enco	Encoder Trans oded, UxTX Idle oded, UxTX Idle	mit Polarity						
bit 12	Unimplemen	ted: Read as 'o	,						
bit 11		ansmit Break bit							
	cleared b	nc Break on nex y hardware upo ak transmissior	on completion	ו	lowed by twelve	e '0' bits, follow	ed by Stop bit		
bit 10	UTXEN: Tran	smit Enable bit							
		enabled, UxTX disabled, any p			rted and buffer	is reset. UxTX	pin controlle		
bit 9	UTXBF: Trans 1 = Transmit	smit Buffer Full buffer is full buffer is not ful			er can be writte	n	X		
bit 8	1 = Transmit	nit Shift Registe Shift Register is Shift Register is	empty and the	ransmit buffer is			as completed		
bit 7-6						440404			
-	<pre>URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 =Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 =Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x =Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters.</pre>								
bit 5	ADDEN: Add	ress Character	Detect bit (bi	t 8 of received	data = 1)				
		Detect mode er Detect mode di		it mode is not s	elected, this do	es not take effe	ect.		
Note 1: Valu		fects the transm							

REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

(IREN = 1).

Preliminary © 2007 Microchip Technology in a heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).



Preliminary

NOTES:



DS70165E-page 230

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

20.0 ENHANCED CAN MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

20.1 **Overview**

The Enhanced Controller Area Network (ECAN™) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33F devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- · Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- · Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- 3 full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- · Programmable Loopback mode supports self-test operation
- · Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- · Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

20.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

• Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.


Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

Preliminary

www.DadsPIC33F

FIGURE 20-1: ECAN™ MODULE BLOCK DIAGRAM



Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir

20.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

20.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

20.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

20.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

20.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

20.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

20.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

20.4 Message Reception

20.4.1 RECEIVE BUFFERS

The CAN bus module has up to 32 receive buffers, located in DMA RAM. The first 8 buffers need to be configured as receive buffers by clearing the corresponding TX/RX buffer selection (TXENn) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>). The first 16 buffers can be assigned to receive filters, while the rest can be used only as a FIFO buffer.

© 2007 Microchip Technology Inc.

DS70166E-page 2334U.com

Published by WWW.SKYTECH.ir

Preliminary

An additional buffer is always committed to monitoring the bus for incoming messages. This buffer is called the Message Assembly Buffer (MAB).

All messages are assembled by the MAB and are transferred to the buffers only if the acceptance filter criterion are met. When a message is received, the RBIF flag (CiINTF<1>) will be set. The user would then need to inspect the CiVEC and/or CiRXFUL1 register to determine which filter and buffer caused the interrupt to get generated. The RBIF bit can only be set by the module when a message is received. The bit is cleared by the user when it has completed processing the message in the buffer. If the RBIE bit is set, an interrupt will be generated when a message is received.

20.4.2 FIFO BUFFER MODE

The ECAN module provides FIFO buffer functionality if the buffer pointer for a filter has a value of '1111'. In this mode, the results of a hit on that buffer will write to the next available buffer location within the FIFO.

The CiFCTRL register defines the size of the FIFO. The FSA<4:0> bits in this register define the start of the FIFO buffers. The end of the FIFO is defined by the DMABS<2:0> bits if DMA is enabled. Thus, FIFO sizes up to 32 buffers are supported.

20.4.3 MESSAGE ACCEPTANCE FILTERS

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. Each filter is associated with a buffer pointer (FnBP<3:0>), which is used to link the filter to one of 16 receive buffers.

The acceptance filter looks at incoming messages for the IDE bit (CiTRBnSID<0>) to determine how to compare the identifiers. If the IDE bit is clear, the message is a standard frame and only filters with the EXIDE bit (CiRXFnSID<3>) clear are compared. If the IDE bit is set, the message is an extended frame, and only filters with the EXIDE bit set are compared.

20.4.4 MESSAGE ACCEPTANCE FILTER MASKS

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit. There are three programmable acceptance filter masks associated with the receive buffers. Any of these three masks can be linked to each filter by selecting the desired mask in the FnMSK<1:0> bits in the appropriate CiFMSKSELn register.

20.4.5 RECEIVE ERRORS

The CAN module will detect the following receive errors:

- Cyclic Redundancy Check (CRC) Error
- · Bit Stuffing Error
- Invalid Message Receive Error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the receive error counter has reached the CPU warning limit of 96 and an interrupt is generated.

20.4.6 RECEIVE INTERRUPTS

Receive interrupts can be divided into 3 major groups, each including various conditions that generate interrupts:

Receive Interrupt:

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag will indicate which receive buffer caused the interrupt.

• Wake-up Interrupt:

The CAN module has woken up from Disable mode or the device has woken up from Sleep mode.

Receive Error Interrupts:

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Flag register, CiINTF.

Invalid Message Received:

If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.

- Receiver Overrun:

The RBOVIF bit (CIINTF<2>) indicates that an overrun condition occurred.

Receiver Warning: The RXWAR bit indicates that the receive error counter (RERRCNT<7:0>) has reached the

warning limit of 96.

- Receiver Error Passive:

The RXEP bit indicates that the receive error counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir

20.5 Message Transmission

20.5.1 TRANSMIT BUFFERS

The CAN module has up to eight transmit buffers, located in DMA RAM. These 8 buffers need to be configured as transmit buffers by setting the corresponding TX/RX buffer selection (TXENn or TXENm) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and defined DMABS<2:0> is bv the bits (CiFCTRL<15:13>).

Each transmit buffer occupies 16 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information. The last byte is unused.

20.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are four levels of transmit priority. If the TXnPRI<1:0> bits (in CiTRmnCON) for a particular message buffer are set to '11', that buffer has the highest priority. If the TXnPRI<1:0> bits for a particular message buffer are set to '10' or '01', that buffer has an intermediate priority. If the TXnPRI<1:0> bits for a particular message buffer are '00', that buffer has the lowest priority. If two or more pending messages have the same priority, the messages are transmitted in decreasing order of buffer index.

TRANSMISSION SEQUENCE 20.5.3

To initiate transmission of the message, the TXREQn bit (in CiTRmnCON) must be set. The CAN bus module resolves any timing conflicts between the setting of the TXREQn bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQn is set, the TXABTn, TXLARBn and TXERRn flag bits are automatically cleared.

Setting the TXREQn bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQn bit is cleared automatically and an interrupt is generated if TXnIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQn bit will remain set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERRn bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARBn bit is set. No interrupt is generated to signal the loss of arbitration.

20.5.4 AUTOMATIC PROCESSING OF REMOTE TRANSMISSION REQUESTS

If the RTRENn bit (in the CiTRmnCON register) for a particular transmit buffer is set, the hardware automatically transmits the data in that buffer in response to remote transmission requests matching the filter that points to that particular buffer. The user does not need to manually initiate a transmission in this case.

20.5.5 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL1<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit and the TXnIF flag is not automatically set.

TRANSMISSION ERRORS 20.5.6

The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CiINTF<5>) and the TXWAR bit (CiINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the Interrupt Flag register is set.

LECTRONIC

Ξ

20.5.7 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups, each including various conditions that generate interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags will indicate which transmit buffer is available and caused the interrupt.

• Transmit Error Interrupts:

A transmission error interrupt will be indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Flag register, CiINTF. The flags in this register are related to receive and transmit errors.

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error counter has reached the CPU warning limit of 96.

- Transmitter Error Passive:

The TXEP bit (CilNTF<12>) indicates that the transmit error counter has exceeded the error passive limit of 127 and the module has gone to error passive state.

- Bus Off:

The TXBO bit (CiINTF<13>) indicates that the transmit error counter has exceeded 255 and the module has gone to the bus off state.

Note: Both ECAN1 and ECAN2 can trigger a DMA data transfer. If C1TX, C1RX, C2TX or C2RX is selected as a DMA IRQ source, a DMA transfer occurs when the C1TXIF, C1RXIF, C2TXIF or C2RXIF bit gets set as a result of an ECAN1 or ECAN2 transmission or reception.

FIGURE 20-2: ECAN™ MODULE BIT TIMING ELECTRONIC Input Signal Input Signal Prop Phase Phase Segment 2 Sync Sync Prop Phase Segment 1 Segment 2 Sync Tq Image: Segment 1 Image: Segment 2 Sync Segment 2 Sync

20.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- Synchronization Jump Width
- Baud Rate Prescaler
- Phase Segments
- Length Determination of Phase Segment 2
- · Sample Point
- Propagation Segment bits

20.6.1 BIT TIMING

All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 20-2.

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Segment 1 (Phase1 Seg)
- Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta or TQ. By definition, the nominal bit time has a minimum of 8 TQ and a maximum of 25 TQ. Also, by definition, the minimum nominal bit time is 1 μ sec corresponding to a maximum bit rate of 1 MHz.

Preliminary

Published by WWW.SKYT

© 2007 Microchip Technology Inc. heet 4U.com

20.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (TQ) is a fixed unit of time derived from the oscillator period and is given by Equation 20-1.

Note:	FCAN	must	not	exceed	40	MHz.	lf			
	CANCKS = 0, then FCY must not exceed									
	20 MH	z.								

EQUATION 20-1: TIME QUANTUM FOR **CLOCK GENERATION**

TQ = 2 (BRP < 5:0 > + 1)/FCAN

20.6.3 **PROPAGATION SEGMENT**

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

PHASE SEGMENTS 20.6.4

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 To to 8 To. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 To to 8 To, or it may be defined to be equal to the greater of Phase1 Seg or the information processing time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>) and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments:

E

Preliminary

Prop Seg + Phase1 Seg \geq Phase2 Seg

20.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>).

Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

20.6.6 **SYNCHRONIZATION**

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are two mechanisms used to synchronize.

20.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a resynchronization within that bit time.

20.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper boundary known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 To and 4 To.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

Phase2 Seg > Synchronization Jump Width In the register descriptions that follow, 'i' in Note: the register identifier denotes the specific ECAN module (ECAN1 or ECAN2). 'n' in the register identifier denotes the buffer, filter or mask number. 'm' in the register identifier denotes the word number within a particular CAN data field.


DS70166E-page 2374U.com Published by WWW.SKYTECH.ir

REGISTER 20)-1: CiCTF	RL1: ECAN C	ONTROL RI	EGISTER 1						
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
—		CSIDL	ABAT	CANCKS		REQOP<2:0>				
bit 15							bit a			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
C	PMODE<2:0:	>	—	CANCAP	_	_	WIN			
bit 7							bit (
Legend:										
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0' 🧹				
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkn	own			
bit 15-14	Unimplemen	nted: Read as	0'							
pit 13	-									
	CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode									
		module opera								
bit 12	ABAT: Abort	All Pending Tra	ansmissions b	it						
	Signal all trai	nsmit buffers to	abort transmi	ission. Module	will clear this	bit when all trans	missions			
bit 11	CANCKS: CAN Master Clock Select bit									
	1 = CAN FCA	AN CLOCK IS FCY								
	0 = CAN FCA	AN Clock is Fos	C							
bit 10-8	REQOP<2:0>: Request Operation Mode bits									
	000 = Set Normal Operation mode									
	001 = Set Di	sable mode								
		sten Only Mode								
	100 = Set Co	onfiguration mo	de							
		ved – do not us								
		ved – do not us sten All Messag								
oit 7-5		:0>: Operation	-							
JIL 7-5		e is in Normal								
		e is in Disable								
		e <mark>is in Loopbac</mark>								
		e is in Listen O					_			
	100 = Modul 101 = Reserve	e is in Configur ved	ation mode	ELE	СТ	RONI				
	110 = Reserved									
	111 = Modul	e is in Listen A	ll Messages m	node						
bit 4	Unimplemen	nted: Read as	0'							
bit 3	CANCAP: C	CAN Message F	Receive Timer	Capture Event	Enable bit					
	1 = Enable in 0 = Disable (nput capture ba CAN capture	sed on CAN r	nessage receiv	e					
oit 2-1	Unimplemen	nted: Read as	0'							
oit 0	WIN: SFR M	lap Window Se	elect bit							
	1 = Use filter									
	0 = Use buffe	er window								

REGISTER 20-1: CICTRI 1: ECAN CONTROL REGISTER 1

© 2007 Microchip Technology ne.heet4U.com

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir



Preliminary

REGISTER 20-3: CIVEC: ECAN INTERRUPT CODE REGISTER

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			FILHIT<4:0>		
bit 15							bit 8
		_	_		_	_	_
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
				ICODE<6:0>			h:t 0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	FILHIT<4:0>:	Filter Hit Numl	ber bits				
		1 = Reserved					
	01111 = Filte	r 15					
	00001 = Filte	r 1					
	00000 = Filte						
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-0	ICODE<6:0>:	Interrupt Flag	Code bits				
		11111 = Reser					
		IFO almost full					
		eceiver overflo /ake-up interru					
	1000001 = E						
	1000000 = N	o interrupt					
	0010000 011	11111 = Reser	wod				
		B15 buffer Inte					
		B9 buffer interr B8 buffer interr					
		RB7 buffer inte					
		RB6 buffer inte					
		RB5 buffer inte	-				
		RB4 buffer inte		_			_
		RB3 buffer inte RB2 buffer inte		ELE	CTF	2 O N	
		RB1 buffer inte			V I I		
		RB0 Buffer inte					

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology ne.heet4U.com

REGISTER 2	0-4: CiFCT	RL: ECAN FI	FO CONTR	OL REGISTE	R		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	—	—	—
bit 15							bit
			D 444 0	D 444 a	D 444 a	D 444 a	D 444 o
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			FSA<4:0>		
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13		>: DMA Buffer	Sizo hite				
DIL 15-13			Size bits				
	111 = Reserv						
		ers in DMA RA					
		ers in DMA RA					
		ers in DMA RA ers in DMA RA					
		rs in DMA RAM					
		rs in DMA RAM					
		rs in DMA RAM					
bit 12-5		ted: Read as '					
bit 12-3	-	IFO Area Starts		ite			
DIL 4-0			with buller b	its			
	11111 = RB3						
	11110 = RB3	su buffer					
	 00001 = TRE	1 buffor					
	000001 = TRE						
	00000 - 111	o Duller					
		_					
				1 I I I I I		5 NI I 4	
				ELEC	7 I K (JNIC	

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2414U.com **Published by WWW.SKYTECH.ir**

REGISTER 20-5: CIFIFO: ECAN FIFO STATUS REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	_			FBP	/<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—			FNR	B<5:0>		
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	Unimpleme	nted: Read as 'o)'				
bit 13-8	FBP<5:0>: 1	FIFO Write Buffe	r Pointer bits				
	011111 = R						
	011110 = R						
	000001 = T						
	000000 = T						
bit 7-6	-	nted: Read as 'o					
bit 5-0		: FIFO Next Rea	d Buffer Poin	ter bits			
	011111 = R						
	011110 = R	B30 buffer					
	 000001 = T	DD1 huffor					
	000001 = 1 000000 = T						
	000000-1	i i bo ballol					
	1						
		· · · · · · · · · · · · · · · · · · ·					
							_
				FIE	СТ	RONI	
				the late in			

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

REGISTER 20-6: CIINTF: ECAN INTERRUPT FLAG REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	<u> </u>	FIFOIF	RBOVIF	RBIF	TBIF
bit 7				-	-		bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			
bit 15-1 <mark>4</mark>	Unimplemen	ted: Read as 'o	כי				
hit 13	TYRO: Transr	mitter in Error S	State Rue Off	bit			

01110-14	Onimplemented. Read as 0
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2434U.com

Published by WWW.SKYTECH.ir

REGISTER 20-7: CIINTE: ECAN INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	Unimplement	ted: Read as 'o)'				
bit 7	IVRIE: Invalid	Message Rece	eived Interrup	t Enable bit			
bit 6	WAKIE: Bus V	Wake-up Activit	y Interrupt Fl	ag bit			
bit 5	ERRIE: Error	Interrupt En <mark>abl</mark>	e bit				
bit 4	Unimplement	t ed: Read <mark>as 'o</mark>)'				
bit 3	FIFOIE: FIFO	Almost Full Int	errupt Enable	e bit			
bit 2	RBOVIE: RX	Buffer Overflow	Interrupt En	able bit			
bit 1	RBIE: RX Buf	fer Interrupt En	able bit				
bit 0	TBIE: TX Buff	er Interrupt Ena	able bit				
		_					
					OTE		0
					UI		G

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology ne.heet4U.com

REGISTER 20-8:	CIEC	: ECAN TRANSI	MIT/RECE	IVE ERROR	COUNT REG	ISTER	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRC	NT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRC	CNT<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplem	nented bit, read	as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15-8 TE		<7:0>: Transmit Err	or Count bi	its			
		<7:0>: Receive Erro					
					_		
						_	
					TD/		
				ELEC			

REGISTER 20-8: CIEC: ECAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

© 2007 Microchip Technology Inc.

REGISTER 20-9: CICFG1: ECAN BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_		_			_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	N<1:0>			BRF	P<5:0>		_
bit 7							bit 0
Legend:							
R = Readabl	le hit	W = Writable	hit	II – I Inimpler	mented bit, read	l as '0'	
-n = Value at		1' = Bit is set	JIL	$0^{\circ} = \text{Bit is cle}$		x = Bit is unkn	own
					areu	A - Dit is unki	IOWIT
bit 15-8	Unimplemen	ted: Read as 'o	,				
bit 7-6	-	ynchronization		bite			
bit 7-0	11 = Length is		Jump width	DIIS			
	10 = Length is						
	01 = Length is						
	00 = Length is						
bit 5-0	-	Baud Rate Pres	caler bits				
		$Q = 2 \times 64 \times 1/F$					
		$a = 2 \times 3 \times 1/Fc$					
		$A = 2 \times 2 \times 1/Fc$					
		$Q = 2 \times 1 \times 1/Fc$					
							_
				_			_
					CTF	O NI	

Preliminary © 2007 Microchip Technology Incheet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology ne.heet4U.com

REGISTER 20-10: CICFG2: ECAN BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL		_	—	Ş	SEG2PH<2:0>	
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	9	SEG1PH<2:0>			PRSEG<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as 'o)'				
bit 14		ect CAN bus L		Vake-up bit			
		bus line filter fo					
bit 13-11		line filte <mark>r is not</mark> ted: Read as 'o		e-up			
bit 10-8		 >: Phase Buffe 		hite			
DIL 10-0	111 = Length		er Seginent z	Dito			
	000 = Length						
bit 7	SEG2PHTS:	Phase Segme	nt 2 Time Sele	ect bit			
	1 = Freely pro 0 = Maximum	ogrammable of SEG1PH bi	ts or Informati	on Processing	Time (IPT), wh	ichever is gr <mark>ea</mark>	ter
bit 6	SAM: Sample	e of the CAN b	us Line bit				
		s sampled three					
		s sampled once					
bit 5-3	111 = Length	>: Phase Buffe	er Segment 1	oits			
	000 = Length						
bit 2-0	PRSEG<2:0>	: Propagation	Time Segmer	it bits			
	111 = Length					- 1 - C	
	000 = Length	is 1 x TQ		T			
					TD		

© 2007 Microchip Technology Inc.

Preliminary DS70165E=page12474 Published by WWW.SKYTECH.ir DS70165E-page 2474U.com

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FLTEN14 FLTEN13 FLTEN11 FLTEN8 FLTEN15 FLTEN12 FLTEN10 FLTEN9 bit 15 bit 8 R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 FLTEN7 FLTEN6 FLTEN5 FLTEN4 **FLTEN3** FLTEN2 FLTEN1 **FLTEN0** bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknownFLTENn: Enable Filter n to Accept Messages bits bit 15-0 1 = Enable Filter n 0 = Disable Filter n REGISTER 20-12: CIBUFPNT1: ECAN FILTER 0-3 BUFFER POINTER REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **R/W-0** R/W-0 R/W-0 F3BP<3:0> F2BP<3:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **R/W-0** F1BP<3:0> F0BP<3:0> bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 F3BP<3:0>: RX Buffer Written when Filter 3 Hits bits bit 11-8 F2BP<3:0>: RX Buffer Written when Filter 2 Hits bits bit 7-4 F1BP<3:0>: RX Buffer Written when Filter 1 Hits bits bit 3-0 F0BP<3:0>: RX Buffer Written when Filter 0 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

REGISTER 20-11: CIFEN1: ECAN ACCEPTANCE FILTER ENABLE REGISTER

Preliminary

© 2007 Microchip Technology Incheet 4U.com **Published by WWW.SKYTECH.ir**

REGISTER 20-13: CIBUFPNT2: ECAN FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BP	<3:0>			F6BP	<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BP	<3:0>			F4BP	<3:0>		
bit 7							bit 0	
Legend:								
R = Readable bit $W = Writable bit$				U = Unimplemen	ted bit, read	l as '0'		
r = reauable				'0' = Bit is cleared x = Bit is unknown				

bit 11-8 F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits	
bit 7-4 F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits	
bit 3-0 F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits	

REGISTER 20-14: CIBUFPNT3: ECAN FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	С
	F11BP<	3:0>			F10	BP<3:0>		
bit 15							ł	bit 8

R/W-0	R/W-0						
	F9BP<	3:0>			F	8BP<3:0>	
bit 7							bit 0

Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown				
bit 15-12 F11BP<3:0>: RX Buffer Written when Filter 11 Hits bits									
bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits TRONIC									
bit 7-4 F9BP<3:0>: RX Buffer Written when Filter 9 Hits bits									
bit 3-0 F8	BP<3:0>:	RX Buffer Written	when Filte	er 8 Hits bits					

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2494U.com

Published by WWW.SKYTECH.ir

REGISTER 20-15: CIBUFPNT4: ECAN FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15BF	°< 3:0>		F14BP<3:0>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
1.:. 7	F13BF	2<3:0>			F12B	P<3:0>	L:1.0		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	0' = Bit is cleared x = Bit is unknown				
bit 15-12		: RX Buffer Wr							
bit 11-8		: RX Buffer Wr							
bit 7-4	F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits								
bit 3-0	F12BP<3:0>	: RX Buffer Wr	itten when Fil	ter 12 Hits bits					
	S	K		ELE	СТИ				

Preliminary © 2007 Microchip Technology Incheet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE		EID17	EID16
bit 7							bit (
Legend:							
R = Readable		W = Writable			nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 4 bit 3	Unimplement EXIDE: Extended If MIDE = 1 t 1 = Match or 0 = Match or If MIDE = 0 t	nly messa <mark>ges w</mark> nly messages w <u>:hen:</u>	^{o'} Enable bit ith extended i	dentifier addres	sses		
bit 2	Ignore EXIC	nted: Read as '	0'				
bit 1-0		: Extended Ider					
	1 = Message	e address bit EII e address bit EII	Ox must be '1				

REGISTER 20-16: CIRXFnSID: ECAN ACCEPTANCE FILTER n STANDARD IDENTIFIER (n = 0, 1, ..., 15)

REGISTER 20-17; CIRXFNEID: ECAN ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '<code>1'</code> to match filter

0 = Message address bit EIDx must be '0' to match filter

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2514U.com

REGISTER 20-18: CIEMSKSEI 1: ECAN FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7M	ISK<1:0>	F6MSI	<<1:0>	F5MSI	< <1:0>	F4MSH	<<1:0>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3M	ISK<1:0>	F2MSI	<<1:0>	F1MS	<<1:0>	FOMSH	<<1:0>
bit 7				1		1	bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	F7MSK<1:0>	: Mask Source	e for Filter 7 b	it			
bit 13-12	F6MSK<1:0>	: Mask Source	e for Filter 6 b	it			
bit 11-10	F5MSK<1:0>	: Mask Source	e for Filter 5 b	it			
bit 9-8	F4MSK<1:0>	: Mask Source	e for Filter 4 b	it			
bit 7-6	F3MSK<1:0>	: Mask So <mark>urce</mark>	<mark>e for F</mark> ilter 3 b	it			
bit 5-4	F2MSK<1:0>	: Mask Source	e for Filter 2 b	it			
bit 3-2	F1MSK<1:0>	: Mask Source	e for Filter 1 b	it			
bit 1-0	F0MSK<1:0>	: Mask Source	e for Filter 0 b	it			
	11 = No mask						
		nce Mask 2 reg nce Mask 1 reg					
		nce Mask 0 re					
			J				
				ELE	CTF		

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15				· · · · · ·			bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	_	EID17	EID16
bit 7							bit 0
Legend:							
R = Readab	le hit	W = Writable	hit	II – Unimplen	nented bit, read	las '0'	
-n = Value a		'1' = Bit is set	UIT	'0' = Bit is clea		x = Bit is unkn	NWD
bit 15-5	SID<10:0>: 3	Standard Identi	fier bits				
		it SIDx in filter o s don't care in f		son			
bit 4	Unimplemen	ted: Read as '					
bit 3	MIDE: Identi	fier Re <mark>ceive Mo</mark>	de bit				
	0 = Match ei	ther standard o	r extended ad	or extended ac ddress message or if (Filter SID/	e if filters match	1	DE bit in filter
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	1 = Include b	Extended Ider bit EIDx in filter is don't care in	comparison	ison			
		io don't care in	intor compan	loon			

REGISTER 20-19: CIRXMnSID: ECAN ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

REGISTER 20-20: CIRXMnEID: ECAN ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7				LEC	7 T K (bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2534U.com

REGISTER 20-21: CIRXFUL1: ECAN RECEIVE BUFFER FULL REGISTER 1

RXFUL15 RXFUL14 RXFUL13 RXFUL12 RXFUL11 RXFUL10 RXFUL9 RXFUL8 bit 15 bit 8 bit 8 bit 8 bit 8	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
bit 15 bit 8	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
	bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented b	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 20-22: CIRXFUL2: ECAN RECEIVE BUFFER FULL REGISTER 2

R/C-0	R	/C-0						
RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RX	FUL24
bit 15	•							bit 8

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable I	oit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-0	RXFUL<31:1	6>: Receive Buffer n I	Full bits	
		full (set by module) empty (clear by applica	ntion software) LECT	RONIC

Preliminary

© 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTEC

H.ir

REGISTER 20-23: CIRXOVF1: ECAN RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7 | | | | | | | bit 0 |

Legend:

Legenu.			i.
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

- 1 = Module pointed a write to a full buffer (set by module)
- 0 = Overflow is cleared (clear by application software)

REGISTER 20-24: CIRXOVF2: ECAN RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:									
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'							
n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
	1:16>: Receive Buffer n C								
1 = Module pointed a write to a full buffer (set by module)									
0 = Overflo	ow is cleared (clear by app	lication software)							

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2554U.com

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>		
bit 15							bit 8		
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>		
bit 7							bit (
Legend:									
R = Readabl		W = Writable			nented bit, read				
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15-8	See Definitio	on for Bits 7-0,	Controls But	Horn					
bit 7		/RX Buffer Sele		ile n					
		RA Builer Sele							
		RBn is a receive							
bit 6		lessage Aborte	1.1.1						
		e was aborted							
		e completed tra	nsmission suc	cessfully					
bit 5	TXLARBm:	Message Lost	Arbitration bit(1)					
	1 = Message	lost arbitration	while being se	ent					
	-	did not lose ar		-					
bit 4	TXERRm: E	rror Detected D	ouring Transm	ission bit ⁽¹⁾					
		or occurred wh							
		or did not occu		ssage was bei	ng sent				
bit 3		lessage Send F							
					it will automatic		the messag		
bit 2					equest a messag	ge abort.			
	RTRENm: Auto-Remote Transmit Enable bit 1 = When a remote transmit is received, TXREQ will be set								
		emote transmit							
bit 1-0		>: Message Tr							
		message priori							
	10 = High inte	ermediate mes	sage priority						
			• •						
		ermediate mess	age priority				_		
			age priority	ELE	СТВ				

REGISTER 20-25: CITRmnCON: ECAN TX/RX BUFFER m CONTROL REGISTER (m = 0.2.4.6; n = 1.3.5.7)

Preliminary © 2007 Microchip Technology Incheet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology ne.heet4U.com

Note: The	buffers, SID, E	EID, DLC, Data	Field and Re	ceive Status re	egisters are loca	ated in DMA RA	M.
REGISTER 20	-26: CiTRB	nSID: ECAN	BUFFER n	STANDARD	IDENTIFIER	(n = 0, 1,, 3	1)
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Va <mark>lue at</mark> P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13 bit 12-2 bit 1 bit 0	SID<10:0>: S SRR: Substit 1 = Message 0 = Normal m IDE: Extende 1 = Message	ted: Read as 'o Standard Identif ute Remote Re will request ren essage ed Identifier bit will transmit ex will transmit sta	ier bits quest bit note transmis tended identi	fier			

REGISTER 20-27: CITRBnEID: ECAN BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—		—	—	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7					TD		bit 0
Legend:							
R = Readable b	e bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at PC	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2574U.com

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
				D 444	D 444	D 444	D 444
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-10	EID<5:0>: E	xtended Identif	ier bits				
bit 9	RTR: Remote	e Transmission	Request bit				
		will request rer	note transmis	sion			
	0 = Normal m	lessage					
bit 8	RB1: Reserve	ed Bit 1					
	User must se	t this bit to ' <mark>o' p</mark>	er CAN proto	col.			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	RB0: Reserv	ed Bit 0					
	User must se	t this bit to 'o' p	er CAN proto	col.			
bit 3-0	DLC<3:0>: [Data Length Co	de bits				

REGISTER 20-28: CiTRBnDLC: ECAN BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)

REGISTER 20-29: CITRBnDm: ECAN BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
TRBnDm7	TRBnDm6	TRBnDm5	TRBnDm4	TRBnDm3	TRBnDm2	TRBnDm1	TRBnDm0		
bit 7 bit 0									
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
				ELE	СТЕ	ON	C		
bit 7-0 TRnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits									

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

Preliminary

Published by WWW.SKYTECH.ir

© 2007 Microchip Technology Incheet4U.com

	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_		FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
oit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_				—	—	
oit 7							bit
_egend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	-	ted: Read as '					
it 12-8					or receive buffer	s, unused for tr	ansmit buffers
		ber of fi <mark>lter tha</mark>		riting this buffe	er.		
oit 7-0	Unimplemen	ted: Read as 'o)'				

© 2007 Microchip Technology Inc.

DS70165E-page 2594U.com

Preliminary DS70165E-page12594 Published by WWW.SKYTECH.ir

NOTES:



DS70165E-page 260

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

21.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

21.1 Module Introduction

The dsPIC33F Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

21.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

21.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33F. When configured as an input, the serial clock must be provided by an external device.

21.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

21.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

21.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

21.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

21.2.5 TRANSMIT/RECEIVE SHIFT REGISTER

The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

21.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.


© 2007 Microchip Technology Inc.

Preliminary

D970166E-page 2614U.com

www.DadsPIC33F







Preliminary

© 2007 Microchip Technology me.heet4U.com

21.3 DCI Module Operation

21.3.1 MODULE ENABLE

The DCI module is enabled or disabled by setting/ clearing the DCIEN control bit in the DCICON1 SFR. Clearing the DCIEN control bit has the effect of resetting the module. In particular, all counters associated with CSCK generation, frame sync and the DCI buffer control unit are reset.

The DCI clocks are shut down when the DCIEN bit is cleared.

When enabled, the DCI controls the data direction for the four I/O pins associated with the module. The PORT, LAT and TRIS register values for these I/O pins are overridden by the DCI module when the DCIEN bit is set.

It is also possible to override the CSCK pin separately when the bit clock generator is enabled. This permits the bit clock generator to operate without enabling the rest of the DCI module.

21.3.2 WORD SIZE SELECTION BITS

The WS<3:0> word size selection bits in the DCICON2 SFR determine the number of bits in each DCI data word. Essentially, the WS<3:0> bits determine the counting period for a 4-bit counter clocked from the CSCK signal.

Any data length, up to 16-bits, may be selected. The value loaded into the WS<3:0> bits is one less the desired word length. For example, a 16-bit data word size is selected when WS<3:0> = 1111.

Note: These WS<3:0> control bits are used only in the Multi-Channel and I²S modes. These bits have no effect in AC-Link mode since the data slot sizes are fixed by the protocol.

21.3.3 FRAME SYNC GENERATOR

The frame sync generator (COFSG) is a 4-bit counter that sets the frame length in data words. The frame sync generator is incremented each time the word size counter is reset (refer to **Section 21.3.2 "Word Size Selection Bits**"). The period for the frame synchronization generator is set by writing the COFSG<3:0> control bits in the DCICON2 SFR. The COFSG period in clock cycles is determined by the following formula:

EQUATION 21-1: COFSG PERIOD

Frame Length = Word Length • (FSG Value + 1)

Frame lengths, up to 16 data words, may be selected. The frame length in CSCK periods can vary up to a maximum of 256 depending on the word size that is selected.

Note: The COFSG control bits will have no effect in AC-Link mode since the frame length is set to 256 CSCK periods by the protocol.

21.3.4 FRAME SYNC MODE CONTROL BITS

The type of frame sync signal is selected using the Frame Synchronization mode control bits (COFSM<1:0>) in the DCICON1 SFR. The following operating modes can be selected:

- Multi-Channel mode
- I²S mode
- AC-Link mode (16-bit)
- AC-Link mode (20-bit)

The operation of the COFSM control bits depends on whether the DCI module generates the frame sync signal as a master device, or receives the frame sync signal as a slave device.

The master device in a DSP/Codec pair is the device that generates the frame sync signal. The frame sync signal initiates data transfers on the CSDI and CSDO pins and usually has the same frequency as the data sample rate (COFS).

The DCI module is a frame sync master if the COFSD control bit is cleared and is a frame sync slave if the COFSD control bit is set.

21.3.5 MASTER FRAME SYNC OPERATION

When the DCI module is operating as a frame sync master device (COFSD = 0), the COFSM mode bits determine the type of frame sync pulse that is generated by the frame sync generator logic.

A new COFS signal is generated when the frame sync generator resets to '0'.

In the Multi-Channel mode, the frame sync pulse is driven high for the CSCK period to initiate a data transfer. The number of CSCK cycles between successive frame sync pulses will depend on the word size and frame sync generator control bits. A timing diagram for the frame sync signal in Multi-Channel mode is shown in Figure 21-2.

In the AC-Link mode of operation, the frame sync signal has a fixed period and duty cycle. The AC-Link frame sync signal is high for 16 CSCK cycles and is low for 240 CSCK cycles. A timing diagram with the timing details at the start of an AC-Link frame is shown in Figure 21-3.

In the I^2S mode, a frame sync signal having a 50% duty cycle is generated. The period of the I^2S frame sync signal in CSCK cycles is determined by the word size and frame sync generator control bits. A new I^2S data transfer boundary is marked by a high-to-low or a low-to-high transition edge on the COFS pin.

© 2007 Microchip Technology Inc.

Preliminary

D970166E-page 2634U.com


21.3.6 SLAVE FRAME SYNC OPERATION

When the DCI module is operating as a frame sync slave (COFSD = 1), data transfers are controlled by the Codec device attached to the DCI module. The COFSM control bits control how the DCI module responds to incoming COFS signals.

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 21-2). The pulse on the COFS pin resets the frame sync generator logic.

In the l^2S mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic. In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.



Preliminary © 2007 Microchip Tel Published by WWW.SKYT

© 2007 Microchip Technologyune.heet4U.com

21.3.7 BIT CLOCK GENERATOR

The DCI module has a dedicated 12-bit time base that produces the bit clock. The bit clock rate (period) is set by writing a non-zero 12-bit value to the BCG<11:0> control bits in the DCICON3 SFR.

When the BCG<11:0> bits are set to zero, the bit clock will be disabled. If the BCG<11:0> bits are set to a nonzero value, the bit clock generator is enabled. These bits should be set to '0' and the CSCKD bit set to '1' if the serial clock for the DCI is received from an external device.

The formula for the bit clock frequency is given in Equation 21-2.

EQUATION 21-2: BIT CLOCK FREQUENCY

$$FBCK = \frac{FCY}{2 \bullet (BCG + 1)}$$

The required bit clock frequency will be determined by the system sampling rate and frame size. Typical bit clock frequencies range from 16x to 512x the converter sample rate depending on the data converter and the communication protocol that is used.

To achieve bit clock frequencies associated with common audio sampling rates, the user will need to select a crystal frequency that has an 'even' binary value. Examples of such crystal frequencies are listed in Table 21-1.

TABLE 21-1:	DEVICE FREQUENCIES FOR COMMON CODEC CSCK FREQUENCIES

Fs (<mark>kHz)</mark>	Fcsck/Fs	Fcsck (MHz) ⁽¹⁾	Fosc (MHz)	PLL	FCY (MIPS)	BCG ⁽²⁾
8	256	2.048	8.192	4	8.192	1
12	256	3.072	6.144	8	12.288	1
32	32	1.024	8.192	8	16.384	7
44.1	32	1.4112	5.6448	8	11.2896	3
48	64	3.072	6.144	16	24.576	3

Note 1: When the CSCK signal is applied externally (CSCKD = 1), the external clock high and low times must meet the device timing requirements.

2: When the CSCK signal is applied externally (CSCKD = 1), the BCG<11:0> bits have no effect on the operation of the DCI module.



Preliminary

D970166E-page 2654U.com

21.3.8 SAMPLE CLOCK EDGE CONTROL BIT

The sample clock edge (CSCKE) control bit determines the sampling edge for the CSCK signal. If the CSCK bit is cleared (default), data will be sampled on the falling edge of the CSCK signal. The AC-Link protocols and most Multi-Channel formats require that data be sampled on the falling edge of the CSCK signal. If the CSCK bit is set, data will be sampled on the rising edge of CSCK. The I²S protocol requires that data be sampled on the rising edge of the CSCK signal.

DATA JUSTIFICATION 21.3.9 CONTROL BIT

In most applications, the data transfer begins one CSCK cycle after the COFS signal is sampled active. This is the default configuration of the DCI module. An alternate data alignment can be selected by setting the DJST control bit in the DCICON1 SFR. When DJST = 1, data transfers will begin during the same CSCK cycle when the COFS signal is sampled active.

TRANSMIT SLOT ENABLE BITS 21.3.10

The TSCON SFR has control bits that are used to enable up to 16 time slots for transmission. These control bits are the TSE<15:0> bits. The size of each time slot is determined by the WS<3:0> word size selection bits and can vary up to 16 bits.

If a transmit time slot is enabled via one of the TSE bits (TSEx = 1), the contents of the current transmit shadow buffer location will be loaded into the DCI Shift register and the DCI buffer control unit is incremented to point to the next location.

During an unused transmit time slot, the CSDO pin will drive '0's, or will be tri-stated during all disabled time slots, depending on the state of the CSDOM bit in the DCICON1 SFR.

The data frame size in bits is determined by the chosen data word size and the number of data word elements in the frame. If the chosen frame size has less than 16 elements, the additional slot enable bits will have no effect.

Each transmit data word is written to the 16-bit transmit buffer as left justified data. If the selected word size is less than 16 bits, then the LSbs of the transmit buffer memory will have no effect on the transmitted data. The user should write '0's to the unused LSbs of each transmit buffer location.

21.3.11 RECEIVE SLOT ENABLE BITS

The RSCON SFR contains control bits that are used to enable up to 16 time slots for reception. These control bits are the RSE<15:0> bits. The size of each receive time slot is determined by the WS<3:0> word size selection bits and can vary from 1 to 16 bits.

If a receive time slot is enabled via one of the RSE bits (RSEx = 1), the DCI Shift register contents will be written to the current DCI receive shadow buffer location and the buffer control unit will be incremented to point to the next buffer location.

Data is not packed in the receive memory buffer locations if the selected word size is less than 16 bits. Each received slot data word is stored in a separate 16-bit buffer location. Data is always stored in a left justified format in the receive memory buffer.

SLOT ENABLE BITS OPERATION 21.3.12 WITH FRAME SYNC

The TSE and RSE control bits operate in concert with the DCI frame sync generator. In Master mode, a COFS signal is generated whenever the frame sync generator is reset. In Slave mode, the frame sync generator is reset whenever a COFS pulse is received.

The TSE and RSE control bits allow up to 16 consecutive time slots to be enabled for transmit or receive. After the last enabled time slot has been transmitted/ received, the DCI will stop buffering data until the next occurring COFS pulse.

21.3.13 SYNCHRONOUS DATA TRANSFERS

The DCI buffer control unit will be incremented by one word location whenever a given time slot has been enabled for transmission or reception. In most cases, data input and output transfers will be synchronized, which means that a data sample is received for a given channel at the same time a data sample is transmitted. Therefore, the transmit and receive buffers will be filled with equal amounts of data when a DCI interrupt is generated.

In some cases, the amount of data transmitted and received during a data frame may not be equal. As an example, assume a two-word data frame is used. Furthermore, assume that data is only received during slot #0 but is transmitted during slot #0 and slot #1. In this case, the buffer control unit counter would be incremented twice during a data frame, but only one receive register location would be filled with data.

Preliminary

© 2007 Microchip Technologyune.heet4U.com Preliminary © 2007 Microchip Technicology Mecheet 2 Published by WWW.SKYTECH.ir

21.3.14 BUFFER LENGTH CONTROL

The amount of data that is buffered between interrupts is determined by the Buffer Length (BLEN<1:0>) control bits in the DCICON2 SFR. The size of the transmit and receive buffers can vary from 1 to 4 data words using the BLEN control bits. The BLEN control bits are compared to the current value of the DCI buffer control unit address counter. When the 2 LSbs of the DCI address counter match the BLEN<1:0> value, the buffer control unit will be reset to '0'. In addition, the contents of the Receive Shadow registers are transferred to the Receive Buffer registers and the contents of the Transmit Buffer registers.

- Note 1: DCI can trigger a DMA data transfer. If DCI is selected as a DMA IRQ source, a DMA transfer occurs when the DCIIF bit gets set as a result of a DCI transmission or reception.
 - 2: If DMA transfers are required, the DCI TX/RX buffer must be set to a size of 1 word (i.e., BLEN<1:0> = 00).

21.3.15 BUFFER ALIGNMENT WITH DATA FRAMES

There is no direct coupling between the position of the AGU Address Pointer and the data frame boundaries. This means that there will be an implied assignment of each transmit and receive buffer that is a function of the BLEN control bits and the number of enabled data slots via the TSE and RSE control bits.

As an example, assume that a 4-word data frame is chosen and that we want to transmit on all four time slots in the frame. This configuration would be established by setting the TSE0, TSE1, TSE2 and TSE3 control bits in the TSCON SFR. With this module setup, the TXBUF0 register would naturally be assigned to slot #0, the TXBUF1 register would naturally be assigned to slot #1, and so on.

Note: When more than four time slots are active within a data frame, the user code must keep track of which time slots are to be read/written at each interrupt. In some cases, the alignment between transmit/ receive buffers and their respective slot assignments could be lost. Examples of such cases include an emulation breakpoint or a hardware trap. In these situations, the user should poll the SLOT status bits to determine what data should be loaded into the buffer registers to resynchronize the software with the DCI module.

21.3.16 TRANSMIT STATUS BITS

There are two transmit status bits in the DCISTAT SFR.

The TMPTY bit is set when the contents of the transmit buffer registers are transferred to the transmit shadow registers. The TMPTY bit may be polled in software to determine when the transmit buffer registers may be written. The TMPTY bit is cleared automatically by the hardware when a write to one of the four transmit buffers occurs.

The TUNF bit is read-only and indicates that a transmit underflow has occurred for at least one of the transmit buffer registers that is in use. The TUNF bit is set at the time the transmit buffer registers are transferred to the transmit shadow registers. The TUNF status bit is cleared automatically when the buffer register that underflowed is written by the CPU.

Note:	The transmit status bits only indicate
	status for buffer locations that are used by
	the module. If the buffer length is set to
	less than four words, for example, the
	unused buffer locations will not affect the
	transmit status bits.


21.3.17 RECEIVE STATUS BITS

There are two receive status bits in the DCISTAT SFR.

The RFUL status bit is read-only and indicates that new data is available in the receive buffers. The RFUL bit is cleared automatically when all receive buffers in use have been read by the CPU.

The ROV status bit is read-only and indicates that a receive overflow has occurred for at least one of the receive buffer locations. A receive overflow occurs when the buffer location is not read by the CPU before new data is transferred from the shadow registers. The ROV status bit is cleared automatically when the buffer register that caused the overflow is read by the CPU.

When a receive overflow occurs for a specific buffer location, the old contents of the buffer are overwritten.



© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 2674U.com

21.3.18 SLOT STATUS BITS

The SLOT<3:0> status bits in the DCISTAT SFR indicate the current active time slot. These bits will correspond to the value of the frame sync generator counter. The user may poll these status bits in software when a DCI interrupt occurs to determine what time slot data was last received and which time slot data should be loaded into the TXBUF registers.

21.3.19 CSDO MODE BIT

The CSDOM control bit controls the behavior of the CSDO pin during unused transmit slots. A given transmit time slot is unused if it's corresponding TSEx bit in the TSCON SFR is cleared.

If the CSDOM bit is cleared (default), the CSDO pin will be low during unused time slot periods. This mode will be used when there are only two devices attached to the serial bus.

If the CSDOM bit is set, the CSDO pin will be tri-stated during unused time slot periods. This mode allows multiple devices to share the same CSDO line in a multi-channel application. Each device on the CSDO line is configured to only transmit data during specific time slots. No two devices will transmit data during the same time slot.

21.3.20 DIGITAL LOOPBACK MODE

Digital Loopback mode is enabled by setting the DLOOP control bit in the DCICON1 SFR. When the DLOOP bit is set, the module internally connects the CSDO signal to CSDI. The actual data input on the CSDI I/O pin will be ignored in Digital Loopback mode.

21.3.21 UNDERFLOW MODE CONTROL BIT

When an underflow occurs, one of two actions can occur, depending on the state of the Underflow mode (UNFM) control bit in the DCICON1 SFR. If the UNFM bit is cleared (default), the module will transmit 'o's on the CSDO pin during the active time slot for the buffer location. In this operating mode, the Codec device attached to the DCI module will simply be fed digital 'silence'. If the UNFM control bit is set, the module will transmit the last data written to the buffer location. This operating mode permits the user to send continuous data to the Codec device without consuming CPU overhead.

21.4 DCI Module Interrupts

The frequency of DCI module interrupts is dependent on the BLEN<1:0> control bits in the DCICON2 SFR. An interrupt to the CPU is generated each time the set buffer length has been reached and a shadow register transfer takes place. A shadow register transfer is defined as the time when the previously written TXBUF values are transferred to the transmit shadow registers and new received values in the receive shadow registers are transferred into the RXBUF registers.

21.5 DCI Module Operation During CPU Sleep and Idle Modes

21.5.1 DCI MODULE OPERATION DURING CPU SLEEP MODE

The DCI module has the ability to operate while in Sleep mode and wake the CPU when the CSCK signal is supplied by an external device (CSCKD = 1). The DCI module will generate an asynchronous interrupt when a DCI buffer transfer has completed and the CPU is in Sleep mode.

21.5.2 DCI MODULE OPERATION DURING CPU IDLE MODE

If the DCISIDL control bit is cleared (default), the module will continue to operate normally even in Idle mode. If the DCISIDL bit is set, the module will halt when Idle mode is asserted.

21.6 AC-Link Mode Operation

The AC-Link protocol is a 256-bit frame with one 16-bit data slot, followed by twelve 20-bit data slots. The DCI module has two operating modes for the AC-Link protocol. These operating modes are selected by the COFSM<1:0> control bits in the DCICON1 SFR. The first AC-Link mode is called '16-bit AC-Link mode' and is selected by setting COFSM<1:0> = 10. The second AC-Link mode is called '20-bit AC-Link mode' and is selected by setting COFSM<1:0> = 11.

21.6.1 16-BIT AC-LINK MODE

In the 16-bit AC-Link mode, data word lengths are restricted to 16 bits. Note that this restriction only affects the 20-bit data time slots of the AC-Link protocol. For received time slots, the incoming data is simply truncated to 16 bits. For outgoing time slots, the four Least Significant bits of the data word are set to '0' by the module. This truncation of the time slots limits the ADC and DAC data to 16 bits but permits proper data alignment in the TXBUF and RXBUF registers. Each RXBUF and TXBUF register will contain one data time slot value.

Preliminary © 2007 Microchip Texhnology Inc.heet4U.com Published by WWW.SKYTECH.ir

21.6.2 20-BIT AC-LINK MODE

The 20-bit AC-Link mode allows all bits in the data time slots to be transmitted and received but does not maintain data alignment in the TXBUF and RXBUF registers.

The 20-bit AC-Link mode functions similar to the Multi-Channel mode of the DCI module, except for the duty cycle of the frame synchronization signal. The AC-Link frame synchronization signal should remain high for 16 CSCK cycles and should be low for the following 240 cycles.

The 20-bit mode treats each 256-bit AC-Link frame as sixteen, 16-bit time slots. In the 20-bit AC-Link mode, the module operates as if COFSG<3:0> = 1111 and WS<3:0> = 1111. The data alignment for 20-bit data slots is ignored. For example, an entire AC-Link data frame can be transmitted and received in a packed fashion by setting all bits in the TSCON and RSCON SFRs. Since the total available buffer length is 64 bits, it would take 4 consecutive interrupts to transfer the AC-Link frame. The application software must keep track of the current AC-Link frame segment.

21.7 I²S Mode Operation

The DCI module is configured for I^2S mode by writing a value of '01' to the COFSM<1:0> control bits in the DCICON1 SFR. When operating in the I^2S mode, the DCI module will generate frame synchronization signals with a 50% duty cycle. Each edge of the frame synchronization signal marks the boundary of a new data word transfer.

The user must also select the frame length and data word size using the COFSG and WS control bits in the DCICON2 SFR.

21.7.1 I²S FRAME AND DATA WORD LENGTH SELECTION

The WS and COFSG control bits are set to produce the period for one half of an I^2S data frame. That is, the frame length is the total number of CSCK cycles required for a left or right data word transfer.

The BLEN bits must be set for the desired buffer length. Setting BLEN<1:0> = 01 will produce a CPU interrupt, once per I^2S frame.

21.7.2 I²S DATA JUSTIFICATION

ELECTRONIC

As per the I²S specification, a data word transfer will, by default, begin one CSCK cycle after a transition of the WS signal. A 'Most Significant bit left justified' option can be selected using the DJST control bit in the DCICON1 SFR.

If DJST = 1, the I^2S data transfers will be MSb left justified. The MSb of the data word will be presented on the CSDO pin during the same CSCK cycle as the rising or falling edge of the COFS signal. The CSDO pin is tri-stated after the data word has been sent.

Preliminary

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
DCIEN	—	DCISIDL	_	DLOOP	CSCKD	CSCKE	COFSD			
bit 15						I	bit a			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
UNFM	CSDOM	DJST	_	—	—	COFSI	M<1:0>			
bit 7						I	bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15		Module Enable	bit							
	1 = Module is 0 = Module is									
hit 11	Reserved: R					<u> </u>				
bit 14			antral hit							
bit 13		CI Stop in Idl <mark>e C</mark> vill halt in CPU								
		vill continue to c		U Idle mode						
bit 12	Reserved: R									
bit 11	DLOOP: Dia	ital Loopback M	ode Control	pit						
	•	DLOOP: Digital Loopback Mode Control bit 1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected.								
	0 = Digital Lo	opback mode i	s disabled							
bit 10	CSCKD: San	CSCKD: Sample Clock Direction Control bit								
		n is an input wh n is <mark>an output w</mark>								
bit 9	CSCKE: San	nple Clock Edg	e Control bit							
				dge, sampled o Ige, sampled or						
bit 8	COFSD: Frai	 Data changes on serial clock rising edge, sampled on serial clock falling edge COFSD: Frame Synchronization Direction Control bit 								
		n is an input wh					1.0			
		n <mark>is an output</mark> w	hen DCI moo	lule is enabled						
bit 7		rflow Mode bit			_					
		last value writte				derflow				
		'0's on a transr		mit registers o	n a transmit und					
bit 6		ʻ0's on a transr ial Data Output	nit underflow Mode bit	ELE	CTR	RON				
bit 6	1 = CSDO pi	ʻo's on a transr rial Data Output n will be tri-stat	nit underflow Mode bit ed during disa	mit registers of abled transmit ti transmit time sl	CTF me slots	ON	C			
	1 = CSDO pi 0 = CSDO pi	ʻo's on a transr rial Data Output n will be tri-stat	nit underflow Mode bit ed during disa ring disabled	abled transmit ti	CTF me slots	ON	C			
bit 6 bit 5	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data trar	'0's on a transr ial Data Output n will be tri-stat n drives '0's du ata Justificatior nsmission/recep	nit underflow Mode bit ed during disa ring disabled Control bit	abled transmit ti	me slots ots	ON	T C			
	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data tran synchror	'0's on a transminial Data Output rial Data Output n will be tri-stat n drives '0's du ata Justification nsmission/recepnization pulse	nit underflow Mode bit ed during disa ring disabled Control bit btion is begur	abled transmit ti transmit time sl during the sam	me slots ots	RON				
bit 5	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data tran synchror 0 = Data tran	'0's on a transminal Data Output n will be tri-stat n drives '0's du ata Justification nsmission/receptization pulse nsmission/receptistion/receptis	nit underflow Mode bit ed during disa ring disabled Control bit btion is begur	abled transmit ti transmit time sl	me slots ots	RON				
bit 5 bit 4-2	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data transynchror 0 = Data trans Reserved: R	"o's on a transminial Data Output n will be tri-stat n drives "o's du ata Justification hismission/recep hization pulse hismission/recep ead as "o"	nit underflow Mode bit ed during disa ring disabled a Control bit otion is begur otion is begur	abled transmit ti transmit time sl during the sam	me slots ots	RON				
bit 5 bit 4-2	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data tran synchror 0 = Data tran Reserved: R COFSM<1:0:	"o's on a transminial Data Output n will be tri-stat n drives "o's du ata Justification hismission/recephization pulse hismission/recepead as "o" >: Frame Sync	nit underflow Mode bit ed during disa ring disabled a Control bit otion is begur otion is begur	abled transmit ti transmit time sl during the sam	me slots ots	RON				
bit 5 bit 4-2	1 = CSDO pi 0 = CSDO pi DJST: DCI D 1 = Data transynchror 0 = Data trans Reserved: R	"o's on a transm rial Data Output n will be tri-stat n drives "o's du ata Justification nemission/receptization pulse nemission/receptization pulse sead as "o" >: Frame Sync C-Link mode	nit underflow Mode bit ed during disa ring disabled a Control bit otion is begur otion is begur	abled transmit ti transmit time sl during the sam	me slots ots	RON				
	 1 = CSDO pii 0 = CSDO pii DJST: DCI D 1 = Data transynchron 0 = Data transk Reserved: R COFSM<1:0: 11 = 20-bit A 10 = 16-bit A 01 = I²S Frans 	"o's on a transm rial Data Output n will be tri-stat n drives "o's du ata Justification nemission/receptization pulse nemission/receptization pulse sead as "o" >: Frame Sync C-Link mode	nit underflow Mode bit ed during disa ring disabled a Control bit otion is begur otion is begur Mode bits	abled transmit ti transmit time sl during the sam	me slots ots	RON				

REGISTER 21-1: DCICON1: DCI CONTROL REGISTER 1

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0			
_		—	_	BLEN<	1:0>	—	COFSG3			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	COFSG<2:0>				WS<	3:0>				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable b	oit	U = Unimpleme	nted bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unk	nown			
bit 15-1 <mark>2</mark>	Reserved: R	ead as '0'								
bit 11-1 <mark>0</mark>	BLEN<1:0>:	Buffer Length C	Control bits							
	11 = Four da	ta words will be	buffered be	tween interrupts						
	10 = Three d	ata word <mark>s will b</mark>	e buffered b	etween interrupts						
	01 = Two dat	a words will be	buffered bet	ween interrupts						
		a word <mark>will be b</mark>		•						
bit 9	Reserved: R	ead as '0'								
bit 8-5	COFSG<3:0:	-: Frame Sync (Generator C	ontrol bits						
	1111 = Data	frame has 16 w	ords							
	•••									
		frame has 3 wo								
		frame has 2 wo								
		frame has 1 wo	rd							
bit 4	Reserved: R									
bit 3-0		CI Data Word Si								
		word size is 16	bits							
		•••								
		0100 = Data word size is 5 bits 0011 = Data word size is 4 bits								
				nexpected results	may occur					
				nexpected results						
				nexpected results						
					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
			1							
				ELEC	TRO	ΟΝΙ	С			

REGISTER 21-2: DCICON2: DCI CONTROL REGISTER 2

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page12714 Published by WWW.SKYTECH.ir D970165E-page 2714U.com

REGISTER 21	-3: DCICC	DN3: DCI CO	NTROL REC	GISTER 3			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	—		BCG	<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BCG	6<7:0>			
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Reserved: R	ead as '0'					
bit 11-0	BCG<11:0>:	DCI bit Clock C	Senerator Cor	ntrol bits			
	S			ELE	СТ	RON	

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com **REGISTER 21-4:**

U-0 U-0 U-0 U-0 R-0 R-0 R-0 R-0 _ ___ _ SLOT<3:0> bit 15 bit 8 U-0 U-0 U-0 U-0 R-0 R-0 R-0 R-0 ROV RFUL TUNF TMPTY ____ ____ ___ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown bit 15-12 Reserved: Read as '0' bit 11-8 SLOT<3:0>: DCI Slot Status bits 1111 = Slot #15 is currently active . . . 0010 = Slot #2 is currently active 0001 = Slot #1 is currently active 0000 = Slot #0 is currently active Reserved: Read as '0' bit 7-4 ROV: Receive Overflow Status bit bit 3 1 = A receive overflow has occurred for at least one receive register 0 = A receive overflow has not occurred bit 2 RFUL: Receive Buffer Full Status bit 1 = New data is available in the receive registers 0 = The receive registers have old data TUNF: Transmit Buffer Underflow Status bit bit 1 1 = A transmit underflow has occurred for at least one transmit register 0 = A transmit underflow has not occurred bit 0 TMPTY: Transmit Buffer Empty Status bit 1 = The transmit registers are empty 0 = The transmit registers are not empty ELECTRONIC

DCISTAT: DCI STATUS REGISTER

Preliminary

DS70165E-page 2734U.com

REGISTER 21-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

	- - - - - - - - - -	-	5 4 4 4	-	-	5 444 6	-
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0
bit 7						· ·	bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0' 🧹	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
	0 = CSDI dat						
REGISTER 2	21-6: TSCO	N: DCI TRAN				DMIA	
R/W-0	21-6: TSCO R/W-0	N: DCI TRAN R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 TSE15	21-6: TSCO	N: DCI TRAN				R/W-0 TSE9	TSE8
R/W-0	21-6: TSCO R/W-0	N: DCI TRAN R/W-0	R/W-0	R/W-0	R/W-0		TSE8
R/W-0 TSE15	21-6: TSCO R/W-0	N: DCI TRAN R/W-0	R/W-0	R/W-0	R/W-0		TSE8
R/W-0 TSE15 bit 15	21-6: TSCO R/W-0 TSE14	N: DCI TRAN R/W-0 TSE13	R/W-0 TSE12	R/W-0 TSE11	R/W-0 TSE10	TSE9	TSE8 bit 8
R/W-0 TSE15 bit 15 R/W-0	21-6: TSCO R/W-0 TSE14 R/W-0	N: DCI TRAN R/W-0 TSE13 R/W-0	R/W-0 TSE12 R/W-0	R/W-0 TSE11 R/W-0	R/W-0 TSE10 R/W-0	TSE9 R/W-0	TSE8 bit 8 R/W-0
R/W-0 TSE15 bit 15 R/W-0 TSE7	21-6: TSCO R/W-0 TSE14 R/W-0	N: DCI TRAN R/W-0 TSE13 R/W-0	R/W-0 TSE12 R/W-0	R/W-0 TSE11 R/W-0	R/W-0 TSE10 R/W-0	TSE9 R/W-0	TSE8 bit 8 R/W-0 TSE0
R/W-0 TSE15 bit 15 R/W-0 TSE7	21-6: TSCO R/W-0 TSE14 R/W-0	N: DCI TRAN R/W-0 TSE13 R/W-0	R/W-0 TSE12 R/W-0	R/W-0 TSE11 R/W-0	R/W-0 TSE10 R/W-0	TSE9 R/W-0	TSE8 bit 8 R/W-0 TSE0
R/W-0 TSE15 bit 15 R/W-0 TSE7 bit 7	21-6: TSCO R/W-0 TSE14 R/W-0 TSE6	N: DCI TRAN R/W-0 TSE13 R/W-0	R/W-0 TSE12 R/W-0 TSE4	R/W-0 TSE11 R/W-0 TSE3	R/W-0 TSE10 R/W-0	R/W-0 TSE1	TSE8 bit 8 R/W-0 TSE0 bit 0
R/W-0 TSE15 bit 15 R/W-0 TSE7 bit 7 Legend:	21-6: TSCO R/W-0 TSE14 R/W-0 TSE6 tbit	N: DCI TRAN R/W-0 TSE13 R/W-0 TSE5	R/W-0 TSE12 R/W-0 TSE4 bit	R/W-0 TSE11 R/W-0 TSE3	R/W-0 TSE10 R/W-0 TSE2	R/W-0 TSE1	TSE8 bit 8 R/W-0 TSE0 bit 0

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

22.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The dsPIC33F devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

The ADC module needs to be disabled Note: before modifying the AD12B bit.

22.1 **Key Features**

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 22-1.

22.2 **ADC** Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - Select the analog conversion clock to C) match desired data rate with processor clock (ADxCON3<5:0>)
 - d) Determine how many S/H channels will (ADxCON2<9:8> be used and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - Select the appropriate sample/conversion e) sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
- 2. Configure ADC interrupt (if required):
 - Clear the ADxIF bit a)
 - b) Select ADC interrupt priority

22.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.

Preliminary





FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM

DS70165E-page 276

Preliminary © 2007 Microchip Technology Une.heet4U.com Published by WWW.SKYTECH.ir



© 2007 Microchip Technology Inc.

Preliminary


Published by WWW.SKYTECH.ir

DS70165E-page 2774U.com

EQUATION 22-1: ADC CONVERSION CLOCK PERIOD

$$TAD = TCY(ADCS + 1)$$
$$ADCS = \frac{TAD}{TCY} - 1$$





Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTEC

H.ir

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	_	ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7						•	bit

REGISTER 22-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2)

bit 7				bit 0
Legend:		HC = Cleared by hardware	HS = Set by hardware	
R = Readable	bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at I	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		OC Operating Mode bit		
	1 = ADC r 0 = ADC i	nodule is operating		
bit 14		ented: Read as '0'		
bit 13		Stop in Idle Mode bit		
		ntinue module operation when o	levice enters Idle mode	
	0 = Contir	nue module operation in Idle mo	de	
bit 12		M: DMA Buffer Build Mode bit		
		buffers are written in the order channel that is the same as the		ule will provide an address to the
				ill provide a scatter/gather address
	to the	DMA channel, based on the ind	ex of the analog input ar	nd the size of the DMA buffer.
bit 11		ented: Read as '0'		
bit 10		-bit or 12-bit Operation Mode b	it	
		, 1-channel ADC operation 4-channel ADC operation		
bit 9-8		>: Data Output Format bits		
	For 10-bit			
		ed fractional (DOUT = sddd ddd		= .NOT.d<9>)
		ional (DOUT = dddd dddd dd0 ed integer (DOUT = ssss sssd		.NOT.d<9>)
		er (DOUT = 0000 00dd dddd		
	For 12-bit			RONIC
		ed fractional (Dout = sddd ddd ional (Dout = dddd dddd ddd		= .NO1.d<11>)
	01 = Signe	ed Integer (DOUT = ssss sddd	dddd dddd, where s =	.NOT.d<11>)
		er (DOUT = 0000 dddd dddd		
bit 7-5		>: Sample Clock Source Select		
	111 = Inte 110 = Res	rnal counter ends sampling and erved	starts conversion (auto-	convert)
	101 = Res			
	100 = Res			
		WM interval ends sampling and timer (Timer3 for ADC1. Timer5		s sampling and starts conversion
	001 = Acti	ve transition on INTx pin ends s	ampling and starts conve	
		aring sample bit ends sampling	and starts conversion	
bit 4	Unimplem	ented: Read as '0'		

© 2007 Microchip Technology Inc.

DS70165E-page 2794U.com

Preliminary DS707665E4page12794 Published by WWW.SKYTECH.ir

REGISTER 22-1: ADxCON1: ADCx CONTROL REGISTER 1 (CONTINUED)(where x = 1 or 2)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.



Preliminary Published by WWW.SKYTECH.ir

© 2007 Microchip Technologyune.heet4U.com

	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
VCFG<2:0>					CSCNA	CHPS	i<1:0>			
bit 15							bit			
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUFS	—		SMPI	<3:0>		BUFM	ALTS			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-1 <mark>3</mark>	VCFG<2:0>:	Converter Vo	Itage Reference	Configuration	bits					
		ADREF+	ADREF-							
	000 001 Exte	AVDD ernal VREF+	Avss Avss							
	010		External VREF-							
		ernal VREF+	External VREF-	-						
	1xx	Avdd	Avss							
oit 12-11	Unimplomen	ted: Read as	(o)							
	-				A 1-14					
bit 10			tions for CH0+ d	uning Sample	A DI					
	1 = Scan inp 0 = Do not s									
hit Q-8			nals Utilizad hits							
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'									
					Read as '0'					
5.000	When AD12	B = 1, CHPS<	:1:0> is: U-0, Ur		d, Read as '0'					
	When AD12 1x = Conver	B = 1, CHPS<	:1:0> is: U-0, Ur CH2 and CH3		d, Read as '0'					
	When AD12 1x = Conver	B = 1, CHPS< ts CH0, CH1, ts CH0 and C	:1:0> is: U-0, Ur CH2 and CH3		d, Read as '0'					
	When AD12 1x = Conver 01 = Conver 00 = Conver	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0	:1:0> is: U-0, Ur CH2 and CH3	implemented	d, Read as '0'					
	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is c	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling	t 1:0> is: U-0, Ur CH2 and CH3 H1 t (only valid when buffer 0x8-0xF,	n BUFM = 1) user should a	ccess data in 0x					
bit 7	When AD128 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is c 0 = ADC is c	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7,	n BUFM = 1) user should a	ccess data in 0x					
bit 7 bit 6	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is conver 0 = ADC is conver Unimplement	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling turrently filling	ti:0> is: U-0, Ur CH2 and CH3 H1 t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0'	n BUFM = 1) user should a user should a	ccess data in 0x ccess data in 0x	8-0xF				
bit 7	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: 3	B = 1, CHPS ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling nted: Read as Selects Increr	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7,	n BUFM = 1) user should a user should a	ccess data in 0x ccess data in 0x	8-0xF	version			
bit 7 bit 6	When AD12! 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is or 0 = ADC is or Unimplement SMPI<3:0>: 3 operations per	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling nted: Read as Selects Increr er interrupt.	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM	n BUFM = 1) user should a user should a MA Addresses	ccess data in 0x ccess data in 0x bits or number o	8-0xF of sample/conv				
bit 7 bit 6	When AD12! 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is converted 0 = ADC is converted Unimplement SMPI<3:0>: 30 00 = 1111 = Increst	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling nted: Read as Selects Increr er interrupt. ements the E	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM	n BUFM = 1) user should a user should a MA Addresses	ccess data in 0x ccess data in 0x bits or number o	8-0xF of sample/conv				
bit 7 bit 6	When AD12H 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 1111 = Increased	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling nted: Read as Selects Increr er interrupt. ements the E bole/conversion	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM DMA address of operation	n BUFM = 1) user should a user should a MA Addresses or generates	ccess data in 0x ccess data in 0x bits or number o interrupt after	8-0xF of sample/conv completion of	f every 16t			
bit 7 bit 6	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is of 0 = ADC is of Unimplement SMPI<3:0>:3 operations per 111 = Increase 1110 = Increase	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling nted: Read as Selects Increr er interrupt. ements the E bole/conversion	t (only valid when buffer 0x8-0xF, buffer 0x8-0xF, of or DNA address operation DMA address of DNA	n BUFM = 1) user should a user should a MA Addresses or generates	ccess data in 0x ccess data in 0x bits or number o interrupt after	8-0xF of sample/conv completion of	f every 16t			
bit 7 bit 6	When AD12H 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 1111 = Increase samp 1110 = Increase samp	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling ted: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E	t (only valid when buffer 0x8-0xF, buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM DMA address of operation DMA address of operation	implemented n BUFM = 1) user should a user should a MA Addresses or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after	8-0xF of sample/conv completion of completion of	f every 16t f every 15t			
bit 7 bit 6	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 1111 = Increase 1110 = Increase 0001 = Increase 0001 = Increase	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling tred: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM OMA address of operation DMA address of operation	implemented n BUFM = 1) user should a user should a MA Addresses or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after	8-0xF of sample/conv completion of completion of	f every 16t f every 15t			
bit 7 bit 6	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 1111 = Increase samp 1110 = Increase 0001 = Increase samp	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling tred: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E ble/conversion	t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM DMA address of operation DMA address of operation	implemented b BUFM = 1) user should a user should a MA Addresses or generates or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after interrupt after	8-0xF of sample/conv completion of completion of completion of	f every 16t f every 15t of every 2n			
bit 7 bit 6	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 1111 = Incre samp 1110 = Incre samp 0001 = Incre	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling tred: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E ble/conversion ements the E	tio> is: U-0, Ur CH2 and CH3 H1 t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, 'o' nent Rate for DM OMA address of operation DMA address of operation DMA address of operation DMA address of operation DMA address of operation	implemented b BUFM = 1) user should a user should a MA Addresses or generates or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after interrupt after	8-0xF of sample/conv completion of completion of completion of	f every 16t f every 15t of every 2n			
bit 7 bit 6 bit 5-2	When AD12I 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is o 0 = ADC is o Unimplement SMPI<3:0>:3 operations per 1111 = Incre samp 1110 = Incre samp 0001 = Incre samp 0000 = Incre	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling currently filling currently filling ted: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E ble/conversion ements the E le/conversion	r1:0> is: U-0, Ur CH2 and CH3 H1 t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM OMA address of operation DMA address of operation DMA address of operation DMA address of operation	implemented b BUFM = 1) user should a user should a MA Addresses or generates or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after interrupt after	8-0xF of sample/conv completion of completion of completion of	f every 16t f every 15t of every 2n			
bit 7 bit 6	When AD12H 1x = Conver 01 = Conver 00 = Conver BUFS: Buffer 1 = ADC is co 0 = ADC is co Unimplement SMPI<3:0>: 3 operations per 111 = Increase samp 110 = Increase samp 0001 = Increase samp 0000 = Increase Samp BUFM: Buffer	B = 1, CHPS< ts CH0, CH1, ts CH0 and C ts CH0 r Fill Status bit currently filling tred: Read as Selects Increr er interrupt. ements the E ble/conversion ements the E le/conversion ements the E le/conversion ements the E	r1:0> is: U-0, Ur CH2 and CH3 H1 t (only valid when buffer 0x8-0xF, buffer 0x0-0x7, '0' nent Rate for DM OMA address of operation DMA address of operation DMA address of operation DMA address of operation	implemented h BUFM = 1) user should a user should a MA Addresses or generates or generates or generates or generates	ccess data in 0x ccess data in 0x bits or number of interrupt after interrupt after interrupt after es interrupt after	8-0xF of sample/conv completion of completion of completion of fter completion	f every 16t f every 15t of every 2n			

REGISTER 22-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

© 2007 Microchip Technology Inc.

Preliminary D370166E4page12814 Published by WWW.SKYTECH.ir

DS70165E-page 2814U.com

www.DdsPIC33F

bit 0

REGISTER 22-2: ADxCON2: ADCx CONTROL REGISTER 2 (CONTINUED) (where x = 1 or 2)

ALTS: Alternate Input Sample Mode Select bit

- 1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
- 0 = Always uses channel input selects for Sample A



Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology me.heet4U.com

H.ir

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADRC	_	_			SAMC<4:0>				
oit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	10000	1000 0		6<5:0>	10,00 0	10,00 0		
oit 7							bit (
egend:									
R = Readable	bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'			
n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	ADRC: ADC	Conversion Clo	ck Source bit						
		ernal RC clock							
	0 = Clock de	erived from system	n clock						
oit 14-13	Unimpleme	nted: Read as 'o	,						
bit 12-8	SAMC<4:0>	: Auto S <mark>ample T</mark> i	me bits						
	11111 = 31	TAD							
	•••								
	00001 = 1 T 00000 = 0 T								
bit 7-6		nted: Read as 'o	,						
bit 5-0				nt hite					
011 0-0	ADCS<5:0>: ADC Conversion Clock Select bits $111111 = TCY \cdot (ADCS < 7:0> + 1) = 64 \cdot TCY = TAD$								
			(-1) - 6/						
	•••	.Y · (ADCS<7.05	> + 1) = 64 · 1	ICY = IAD					
	•••	$CY \cdot (ADCS < 7:0)$	·						
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD					
	••• 000010 = To 000001 = To	CY · (ADCS<7:0> CY · (ADCS<7:0>	> + 1) = 3 · To > + 1) = 2 · To	CY = TAD CY = TAD CY = TAD					

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2834U.com **Published by WWW.SKYTECH.ir**

REGISTER 22-4: ADXCON4: ADCX CONTROL REGISTER 4	REGISTER 22-4:	ADxCON4: ADCx CONTROL REGISTER 4
---	----------------	----------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_		_		_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
101 100 011 010 001	 Allocat Allocat Allocat Allocat Allocat Allocat 	es 64 words of tes 32 words of tes 16 words of tes 8 words of b tes 4 words of b tes 2 words of b tes 1 word of bu	buffer to each buffer to each uffer to each uffer to each uffer to each	h analog input h analog input analog input analog input analog input analog input			

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
		0-0			CH123N		CH123SB			
 it 15					GITIZ		bit			
JIL 15							Dit			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_			_		CH123N	IA<1:0>	CH123SA			
oit 7							bit (
_egend: R = Readab	la hit	W = Writable b	.:.		monted hit rea					
			on		mented bit, read					
n = Value a	TPOR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	known			
										
bit 15-11	-	ted: Read as '0								
oit 10-9			-	-	or Sample B bits	6				
		B = 1, CHxNB is			ead as '0' N10, CH3 nega	tive input is A	N111			
					N7, CH3 negati					
		12, CH3 negativ			av, ono negati		0			
oit 8		CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit								
		B = 1, CHxSA is								
	1 = CH1 posit	tive input is AN3	, CH2 positiv	ve input is AN4	, CH3 positive ir					
			•	ve input is AN1	<mark>, CH</mark> 3 positive ir	nput is AN2				
oit 7-3	Unimplemen	ted: Read as '0	,							
oit 2-1	CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits									
		When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0'								
		11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8								
		H2, CH3 negativ			IN7, CH3 negati	ve input is Al	8			
oit 0			-		nle A hit					
	CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0'									
		1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5								
					, CH3 positive ir					
			.							

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page12854 Published by WWW.SKYTECH.ir DS70165E-page 2854U.com

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	_			CH0SB<4:0>		
pit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	0-0	0-0	R/W-U	R/W-U	CH0SA<4:0>	R/W-U	R/W-U
bit 7					010074.02		bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimple	mented bit, read	l as '0'	
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 14-13 bit 12-8 bit 7	CH0SB<4:0>: Same definition CH0NA: Char 1 = Channel 0 0 = Channel 0	ted: Read as '0 Channel 0 Pos an as bit<4:0>. anel 0 Negative negative input negative input	sitive Input Se Input Select f is AN1 is VREF-	·			
bit 6-5 bit 4-0	CH0SA<4:0>: 11111 = Char 11110 = Char 00010 = Char 00001 = Char	ted: Read as '0 Channel 0 Positive i anel 0 positive i anel 0 positive i anel 0 positive i anel 0 positive i	sitive Input Se nput is AN31 nput is AN30 nput is AN2 nput is AN1	lect for Sampl	e A bits		



Preliminary

© 2007 Microchip Technology me.heet4U.com Published by WWW.SKYTEC

H.ir

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7							bit 0

REGISTER 22-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH⁽¹⁾

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 15-0

CSS<31:16>: ADC Input Scan Selection bits

1 = Select ANx for input scan

- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF-.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8							
bit 15							bit 8							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0							
bit 7						•	bit 0							
Legend:														
R = Rea <mark>dable</mark>	bit	W = Writable b	it	U = Unimple	mented bit, read	d as '0'								
-n = Value at POR '1' = Bit			Bit is set '0' = Bit is cle			ared x = Bit is unknown								
ELECTRONIC														
bit 15-0 CSS<15:0>: ADC Input Scan Selection bits														
	1 = Select ANx for input scan													
	0 = Skip AN	Ix for input scan					0 = Skip ANx for input scan							

REGISTER 22-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW⁽¹⁾

Note 1: On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF.

Preliminary

DS70165E-page 2874U.com

PCFG23

bit 7

PCFG22

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | - | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |

REGISTER 22-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2)

PCFG20

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

PCFG21

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

PCFG19

PCFG18

PCFG17

ECIKUNIC

PCFG16

bit 0

- On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on Note 1: ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Legend:							_
R = Readable	bit	W = Writable k	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	own
					ATD		

REGISTER 22-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2)

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- Note 1: On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.

Preliminary © 2007 Microchip Tethnolog Published by WWW.SKYTEC © 2007 Microchip Technology Incheet 4U.com

23.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

dsPIC33F devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

23.1 **Configuration Bits**

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 23-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 23-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

IABLE Z	3-1: DEVICE CONFIGURATION REGISTER MAP								
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	1:0>		_		BSS<2:0>		BWRP
0xF80002	FSS	RSS<	1:0>		—		SSS<2:0>		SWRP
0xF8004	FGS			_	_	/_	GSS1	GSS0	GWRP
0xF8006	FOSCSEL	IESO	_	TEMP	_				
0xF8008	FOSC	FCKSM	<1:0>				OSCIOFNC	POSCM	1D<1:0>
0xF800A	FWDT	FWDTEN	WINDIS	—	WDTPRE		WDTPOST<	<3:0>	
0xF800C	FPOR	PWMPIN ⁽¹⁾	HPOL ⁽¹⁾	LPOL ⁽¹⁾			FPV	VRT<2:0>	
0xF800E	RESERVED3				Reserved	j(2)		_	
0xF8010	FUID0		User Unit ID Byte 0						
0xF8012	FUID1		User Unit ID Byte 1						
0xF8014	FUID2		User Unit ID Byte 2						
0xF8016	FUID3				User Unit ID	Byte 3	UNI	G	

DEVICE CONFIGURATION REGISTER MAR TADIE 22 1.

Note 1: On the dsPIC33F General Purpose Family devices (dsPIC33FJXXXGPXXX), these bits are reserved (read as '1' and must be programmed as '1').

These reserved bits read as '1' and must be programmed as '1'. 2:

3: Unimplemented bits are read as '0'.

This reserved bit is a read-only copy of the GCP bit. 4:

TABLE 23-2:	dsPIC33F CONFIGURATION BITS DESCRIPTION
-------------	---

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at End of VS,
		ends at 0007FEh Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh
RBS<1:0>	FBS	Boot Segment RAM Code Protection 10 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected.

\mathbf{Z} ELECTRONIC

Preliminary **Published by WWW.SKYTECH.ir**

© 2007 Microchip Technology meheet4U.com

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size
		<pre>(FOR 128K and 256K DEVICES) X11 = No Secure program Flash segment Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE</pre>
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		(FOR 64K DEVICES) X11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
S		 001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh
		000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 10 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM 0x = High security; general program Flash segment starts at End of SS, ends at EOM

TABLE 23-2dePIC33E CONFIGURATION BITS DESCRIPTION (CONTINUED)

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page 2914 Published by WWW.SKYTECH.ir DS70165E-page 2914U.com

Bit Field	Register	Description
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
TEMP	FOSCSEL	Temperature Protection Enable bit 1 = Temperature protection disabled 0 = Temperature protection enabled
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1

TABLE 23-2: dsPIC33E CONFIGURATION BITS DESCRIPTION (CONTINUED)

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

Bit Field	Register	Description
PWMPIN	FPOR	 Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)
HPOL	FPOR	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity
LPOL	FPOR	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
Reserved	RESERV <mark>ED3,</mark> FPOR	Reserved (either read as '1' and write as '1', or read as '0' and write as '0')
	FGS, FOSCSEL, FOSC, FWDT, FPOR	Unimplemented (read as '0', write as '0')

TABLE 23-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

23.2 On-Chip Voltage Regulator

All of the dsPIC33F devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33F family incorporate an on-chip regulator that allows the device to run its core logic from VDD.


The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VDDCORE/VCAP pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in

TABLE 26-12: "Internal Voltage Regulator Specifications" located in Section 26.1 "DC Characteristics".

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 23-1:

CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2934U.com

23.3 Watchdog Timer (WDT)

For dsPIC33F devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- · When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3.2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instructions
	clear the prescaler and postscaler counts
	when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

If the WINDIS bit (FWDT<6>) is cleared, the Note: CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 23-2: WDT BLOCK DIAGRAM

23.4 **JTAG Interface**

dsPIC33F devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

23.5 Code Protection and CodeGuard[™] Security

The dsPIC33F product families offer the advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard[™] Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note:	Refer to GodeGuard Security Reference
	Manual (DS70180) for further information
	on usage, configuration and operation of
	CodeGuard Security.

23.6 In-Circuit Serial Programming

dsPIC33F family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "dsPIC33F Flash Programming Specification" (DS70152) document for details about ICSP.

Any 1 out of 3 pairs of programming clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

23.7 In-Circuit Debugger

When MPLAB® ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any 1 out of 3 pairs of debugging clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.



Preliminary

NOTES:



DS70165E-page 296

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

24.0 INSTRUCTION SET SUMMARY

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 24-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- · The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address) modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required) operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Preliminary

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description	
#text	Means literal defined by "text"	
(text)	Means "content of text"	
[text]	Means "the location addressed by text"	
{ }	Optional field or operation	
<n:m></n:m>	Register bit field	
.b	Byte mode selection	
.d	Double-Word mode selection	
.S	Shadow register select	
.W	Word mode selection (default)	
Acc	One of two accumulators {A, B}	
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}	
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$	
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero	
Expr	Absolute address, label or expression (resolved by the linker)	
f	File register address ∈ {0x00000x1FFF}	
lit1	1-bit unsigned literal ∈ {0,1}	
lit4	4-bit unsigned literal $\in \{015\}$	
lit5	5-bit unsigned literal ∈ {031}	
lit8	8-bit unsigned literal ∈ {0255}	
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode	
lit14	14-bit unsigned literal ∈ {016384}	
lit16	16-bit unsigned literal ∈ {065535}	
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'	
None	Field does not require an entry, may be blank	
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate	
PC	Program Counter	
Slit10	10-bit signed literal ∈ {-512511}	
Slit16	16-bit signed literal ∈ {-3276832767}	
Slit6	6-bit signed literal ∈ {-1616}	
Wb	Base W register ∈ {W0W15}	
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }	
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }	
Wm,Wn	Dividend, Divisor working register pair (direct addressing)	

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS


Preliminary

Published by WWW.SKYTECH.ir

© 2007 Microchip Technologyune.heet4U.com

Field	Description		
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}		
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}		
Wn	One of 16 working registers ∈ {W0W15}		
Wnd	One of 16 destination working registers ∈ {W0W15}		
Wns	One of 16 source working registers ∈ {W0W15}		
WREG W0 (working register used in file register instructions)			
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }		
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }		
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}		
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}		
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11 + W12], none}		
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}		

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)



 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 2994U.com

TABLE 24-2: INSTRUCTION SET OVERVIEW

IADL	E 24-2:	INSTRUC	TION SET OVERVIEW	V			
Base Instr #	Assembly Mnemonic	А	ssembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD Ac	00	Add Accumulators	1	1	OA,OB,SA,SB
		ADD f		f = f + WREG	1	1	C,DC,N,OV,Z
		ADD f,V	VREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD #li	t10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD W	b,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD W	b,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD W	so,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC f		f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC f,V	WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC #li	t10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC W	b,Ws,Wd	Wd = Wb + Ws + (C)	1	/ 1	C,DC,N,OV,Z
		ADDC W	b,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND f		f = f .AND. WREG	1	1	N,Z
		AND f,V	VREG	WREG = f .AND. WREG	1	1	N,Z
		AND #li	it10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND W	b,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND W	b,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR f		f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR f,V	VREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR W	s,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR W	b,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR W	b,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR f,#	tbit4	Bit Clear f	1	1	None
		BCLR W	s,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA C,	Expr	Branch if Carry	1	1 (2)	None
		BRA G	E,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA GI	EU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
			T,Expr	Branch if greater than	1	1 (2)	None
		BRA GT	TU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA LE	E,Expr	Branch if less than or equal	1	1 (2)	None
			EU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA LT	,Expr	Branch if less than	1	1 (2)	None
			U,Expr	Branch if unsigned less than	1	1 (2)	None
			Expr	Branch if Negative	1	1 (2)	None
			C,Expr	Branch if Not Carry	1	1 (2)	None
			N,Expr	Branch if Not Negative	1	1 (2)	None
		-	DV,Expr	Branch if Not Overflow	1	1 (2)	None
			Z,Expr	Branch if Not Zero	1	1 (2)	None
			A,Expr	Branch if Accumulator A overflow	1	1 (2)	None
			B,Expr	Branch if Accumulator B overflow	1	1 (2)	None
			V,Expr	Branch if Overflow	1	1 (2)	None
			A,Expr	Branch if Accumulator A saturated	1	1 (2)	None
			3,Expr	Branch if Accumulator B saturated	1	1 (2)	None
			kpr	Branch Unconditionally	1	2	None
			Expr	Branch if Zero	1	1 (2)	None
		BRA W		Computed Branch	1	2	None
7	BSET		/bit4	Bit Set f	1	1	None
	5021		s,#bit4	Bit Set Ws	1	1	None
8	BSW		s,Wb	Write C bit to Ws <wb></wb>	1	1	None
	5000			Write Z bit to Ws <wb></wb>	1	1	None
0							none
9	BTG		s,Wb #bit4	Bit Toggle f	1	1	None

DS70165E-page 300

Preliminary © 2007 Microchip Terminology in e.heet 4 Published by WWW.SKYTECH.ir © 2007 Microchip Technology me.heet4U.com

TABL	E 24-2:	INSTRU	JCTION SET OVERVIE	N (CONTINUED)			
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT	7,00,117,117,0,119,119,0,110	Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
17	COM						
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	СРВ	ĆРВ	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		СРВ	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
	1						-

TABLE 24-2. INSTRUCTION SET OVERVIEW (CONTINUED)

© 2007 Microchip Technology Inc.

Preliminary DS70165E-page 3014 Published by WWW.SKYTECH.ir DS70165E-page 3014U.com

TABL	E 24-2:	INSTRUCTION SET OVERVIE	W (CONTINUED)			
Base Instr #	Assembly Mnemonic	Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO #lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO Expr	Go to address	2	2	None
		GOTO Wn	Go to indirect	1	2	None
39	INC	INC f	f = f + 1	1	1	C,DC,N,OV,Z
	2	INC f,WREG	WREG = $f + 1$	1	1	C,DC,N,OV,Z
		INC Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2 f	f = f + 2	1	1	C,DC,N,OV,Z
-0	1102	INC2 f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2 Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR f	f = f . IOR. WREG	1	1	N,Z
		IOR f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR #lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
42	LAC	IOR Wb,#lit5,Wd LAC Wso,#Slit4,Acc	Wd = Wb .IOR. lit5 Load Accumulator	1	1	N,Z OA,OB,OAB, SA,SB,SAB
43	LNK	LNK #lit14	Link Frame Pointer	1	1	None
44	LSR	LSR f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	N I	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV f,Wn	Move f to Wn	1	1	None
		MOV f	Move f to f	1	1	N,Z
		MOV f,WREG	Move f to WREG	1	1	N,Z
		MOV #lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b #lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV Wn,f	Move Wn to f	1	1	None
		MOV Wso,Wdo	Move Ws to Wd	1	1	None
		MOV WREG,f	Move WREG to f	1	1	N,Z
		MOV.D Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None
••					· ·	110110

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Preliminary © 2007 Microchip Technology meheet4U.com Published by WWW.SKYTECH.ir

IABL	E 24-2:	INSTRU	JCTION SET OVERVIE				
Base Instr #	Instr Assembly		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	-2-	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN		RETURN Return from Subroutine		1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
	DUNG	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
05	DDO	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

© 2007 Microchip Technology Inc.

Preliminary D370165E-page 3034 Published by WWW.SKYTECH.ir DS70165E-page 3034U.com

TABL	E 24-2:	INSTRU	JCTION SET OVERVIE	N (CONTINUED)			
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1		C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N
	1	1			1		

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Preliminary

Published by WWW.SKYTECH.ir

© 2007 Microchip Technology me.heet4U.com

25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

Preliminary

D970166E-page 3054U.com

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- · User-defined macros to streamline assembly code
- · Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

MPLAB C18 and MPLAB C30 25.3 **C** Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 **MPLINK Object Linker/** MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- · Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

MPLAB SIM Software Simulator 25.6

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.



Preliminary © 2007 Microchip Technology Me.heet/ Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PIC MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3074U.com

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and **Evaluation Boards**

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart® battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest "Product Selector Guide" (DS00148) for the complete list of demonstration, development and evaluation kits.

ELECTRONI

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology Incheet 4U.com

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33F electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33F family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings^(Note 1)

Ambient temperature under bias	40°C to +85°C
Storage temperature	
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 2)	250 mA
Maximum output current sunk by any I/O pin (Note 3)	4 mA
Maximum output current sourced by any I/O pin (Note 3)	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
- 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins, which are able to sink/source 12 mA.

SKYTECH

Preliminary

DC Characteristics 26.1

Characteristic	VDD Range	Temp Range	Max MIPS
	(in Volts)	(in °C)	dsPIC33F
DC5	3.0-3.6V	-40°C to +85°C	40

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit	
dsPIC33F						
Operating Junction Temperature Range	TJ	-40	_	+125	°C	
Operating Ambient Temperature Range	TA	-40	_	+85	°C	
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	Dissipation: chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ Power Dissipation: Power Dissipation:					
Maximum Allowed Power Dissipation	Pdmax	(TJ — TA)/θJ	IA	W	

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θја	48.4	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	<mark>5</mark> 2.3		°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	38.7	- /	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	38.3	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 26-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions			
Operati	Operating Voltage									
DC10	Supply \	Supply Voltage								
	VDD		3.0	- E	3.6	V	ONIC			
DC12	VDR	RAM Data Retention Voltage ⁽²⁾		2.8	_	V				
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V				
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

Preliminary © 2007 Microchip Technology me.heet/ Published by WWW.SKYTECH.ir © 2007 Microchip Technologyune.heet4U.com

TABLE 20-5: DC CHARACTERISTICS: OPERATING CORRENT (IDD)										
DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions						
Operating Cur	rent (IDD) ⁽²⁾									
DC20a	27	_	mA	+25°C	3.3V	10 MIPS				
DC20b	26	_	mA	+85°C	3.3V	10 1011 3				
DC21a	33		mA	+25°C	3.3V	16 MIPS				
DC21b	32	-	mA	+85°C	3.3V	TO MIES				
DC22a	44		mA	+25°C	3.3V	20 MIPS				
DC22b	43	-	mA	+85°C	3.5V	20 WIF 3				
DC23a	60		mA	+25°C	3.3V	30 MIPS				
DC23b	58		mA	+85°C	3.3V	30 101173				
DC24a	74	-	mA	+25°C	3.3V					
DC24b	72	—	mA	+85°C	5.5V	40 MIPS				

TABLE 26-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).



Preliminary

DS70165E-page 3¢14U.com

TABLE 26-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions						
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽²⁾										
DC40a	TBD	_	mA	+25°C		10 MIPS				
DC40b	TBD	—	mA	+85°C	3.3V	10 1011 3				
DC41a	TBD	—	mA	+25°C	3.3V	16 MIPS				
DC41b	TBD	—	mA	+85°C	3.3V					
DC42a	TBD	_	mA	+25°C	3.3V	20 MIPS				
DC42b	TBD	_	mA	+85°C	3.3V	20 MIPS				
DC43a	TBD	—	mA	+25°C	2.21/	30 MIPS				
DC43b	TBD	-	mA	+85°C	3.3V	30 MIPS				
DC44a	16.5	/	mA	+25°C	2.21/	40 MIPS				
DC44b	16		mA	+85°C	3.3V					

Legend: TBD = To Be Determined

Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance Note 1: only and are not tested.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 26-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions					
Power-Down	Power-Down Current (IPD) ⁽²⁾								
DC60a	200	_	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	TBD	-	μA	+85°C	3.3V	Base Fower-Down Current			
DC61a	TBD	- /	μA	+25°C	- 3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾			
DC61b	TBD	_	μA	+85°C	3.3V	Watchdog Timer Current: ZIWDI			

Legend: TBD = To Be Determined

Note 1: Data in the Typical column is at 3.3 V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.


Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTEC

TABLE 26-8:	DC CHARACTERISTICS: DOZE CURRENT (IDOZE)
-------------	--

DC CHARACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No.	ameter No. Typical ⁽¹⁾ Max Doze Ratio Units				Conditions		
DC70a	42		1:2				
DC70f	26	—	1:64	mA 25°C			
DC70g	25	—	1:128	20 0	3.3V		
DC71a	41	—	1:2		40 MIPS		
DC71f	25	—	1:64	mA 85°C			
DC71g	24	_	1:128	000			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



Preliminary

DS70165E-page 3434U.com

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O pins	Vss	—	0.2 Vdd	V		
DI15		MCLR	Vss	_	0.2 Vdd	V		
DI16		OSC1 (XT mode)	Vss	_	0.2 Vdd	V		
DI17		OSC1 (HS mode)	Vss	_	0.2 Vdd	V		
DI18		SDAx, SCLx	Vss	1	0.3 Vdd	V	SMBus disabled	
DI19		SDAx, SCLx	Vss	_	0.2 Vdd	V	SMBus enabled	
DI20	Vih	Input High Voltage I/O pins: with analog functions	0.8 VDD		Vdd	V		
		digital-only	0.8 VDD	_	5.5	V		
DI25		MCLR	0.8 VDD	_	Vdd	V		
DI26		OSC1 (XT mode)	0.7 Vdd	—	Vdd	V		
DI27		OSC1 (HS mode)	0.7 VDD	_	Vdd	V		
DI28		SDAx, SCLx	0.7 VDD	—	VDD	V	SMBus disabled	
DI29		SDAx, SCLx	0.8 Vdd		Vdd	V	SMBus enabled	
	ICNPU	CNx Pull-up Current						
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS	
	ΠL	Input Leakage Current ⁽²⁾⁽³⁾						
DI50		I/O ports	_	TBD	TBD	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
DI51		Analog Input Pins	_	TBD	TBD	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance	
DI55		MCLR	_	TBD	TBD	μΑ	$VSS \leq VPIN \leq VDD$	
DI56		OSC1	_	TBD	TBD	μA	VSS \leq VPIN \leq VDD, XT and HS modes	

TABLE 26-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Legend: TBD = To Be Determined

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

© 2007 Microchip Technology Inc.heet4U.com **Published by WWW.SKYTECH.ir**

TABLE 26-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Conditions				
	Vol	Output Low Voltage						
DO10		I/O ports	—	—	0.4	V	Iol = TBD, VDD = 3.3V	
DO16		OSC2/CLKO	—	—	0.4	V	Iol = TBD, VDD = 3.3V	
	Voн	Output High Voltage						
DO20		I/O ports	2.4	—	—	V	IOH = -3.0 mA, VDD = 3.3V	
DO26		OSC2/CLKO	2.4			V	IOH = -1.3 mA, VDD = 3.3V	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	100	1000	—	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	Vmin	-	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	1.5	_	ms			
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA			
D136	TRW	Row Write Time		1.6		ms			
D137	Тре	Page Erase Time	_	20		ms			
D138	Tww	Word Write Cycle Time	20		40	μs			
Note 1:	Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.								

TABLE 26-12: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value	1	10	_	μF	Capacitor must be low series resistance (< 5 ohms)		

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3454U.com

26.2 AC Characteristics and Timing **Parameters**

The information contained in this section defines dsPIC33F AC characteristics and timing parameters.

TABLE 26-13: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range as described in Section 26.0 "Electrical
	Characteristics".

LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS **FIGURE 26-1:**





TABLE 26-14: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions			
DO50	Cosc2	OSC2/SOSC2 pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1			
DO56	Сю	All I/O pins and OSC2		_	50	pF	EC mode			
DO58	Св	SCLx, SDAx		_	400	рF	In l ² C™ mode			
Note 1:	Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only									

and are not tested. ELECTRONIC

Preliminary © 2007 Microchip Technology Published by WWW.SKYTEC © 2007 Microchip Technology Ine.heet4U.com





AC CHA	RACTER	RISTICS	Standard Operating Conditions: $2.5V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symb	Characteristic Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	0.8 4	11	64 8	MHz MHz	EC ECPLL			
		Oscillator Crystal Frequency	3 3 10 10		10 10 40 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC			
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns				
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25	_	DC	ns				
OS30	TosL, TosH	Extern <mark>al Clock</mark> in (OSC1) Hig <mark>h or</mark> Low Time	0.625 x Tosc		-	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time		_	TBD	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾		6	TBD	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾		6	TBD	ns				

Legend: TBD = To Be Determined

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values 2: are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3474U.com **Published by WWW.SKYTECH.ir**

TABLE 26-16: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic ⁽¹⁾		Min	Тур ⁽²⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8		8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz			
OS52	TLOC	PLL Start-up Time (Lock Time)		TBD	100	TBD	μs			
OS53	DCLK	CLKO Stability (Jitter)		TBD	1	TBD	%	Measured over 100 ms period		

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-17: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Characteristic	Min	Тур	Max	Units	tions				
	Internal FRC Accuracy @	7.3728	MHz ⁽¹⁾							
F20	FRC	TBD		TBD	%	+25°C	VDD = 3.0-3.6V			
		TBD	_	TBD	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			

Legend: TBD = To Be Determined


Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 26-18: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Characteristic	Min	Тур	Max	Units	Condit	tions		
	LPRC @ 32.768 kHz ⁽¹⁾								
F21		TBD	—	TBD	%	+25°C	VDD = 3.0-3.6V		
		TBD	_	TBD	%	$\text{-40°C} \leq \text{TA} \leq \text{+85°C}$	VDD = 3.0-3.6V		

Legend: TBD = To Be Determined

Note 1: Change of LPRC frequency as VDD changes.






TABLE 26-19: CLKO AND I/O TIMING REQUIREMENTS


AC CHARACTERISTICS			(unless otherw	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Co	nditions				
DO31	TIOR	Port Output Rise Tim	ie		10	25	ns		_			
DO32	TIOF	Port Output Fall Time	Э		10	25	ns		_			
DI35	TINP	INTx Pin High or Low	20		—	ns		_				
DI40	Trbp	CNx High or Low Tin	ne (input)	2			Тсү		_			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

SKYTECH

Preliminary

DS70165E-page 3494U.com



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **FIGURE 26-4:** TIMER TIMING CHARACTERISTICS



Preliminary © 2007 Microchip Ter Published by WWW.SKYT

© 2007 Microchip Teohnologyme.heet4U.com EC

H.ir

TABLE 26-20: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C	
SY11	TPWRT	Power-up Timer Period	0.75 1.5 3 6 12 24 48 96	1 2 4 8 16 32 64 128	1.25 2.5 5 10 20 40 80 160	ms	-40°C to +85°C User programmable	
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	0.8	1.0	μs		
SY20	Twdt1 Twdt2	Watchdog Timer Time-out Period (No Prescaler)	1.8 1.9	2.0 2.1	2.2 2.3	ms ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$ $VDD = 3V, -40^{\circ}C \text{ to } +85^{\circ}C$	
SY30	Tost	Oscillator Start-up Timer Period		1024 Tosc	-	_	Tosc = OSC1 period	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μs	-40°C to +85°C	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.


3: Characterized by design but not tested.

SKYTECH

Preliminary

DS70165E-page 3214U.com

FIGURE 26-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHA	RACTERIST	ics	(unless	ard Operating Conditions: 3.0V to 3.6V s otherwise stated) ting temperature -40°C ≤ TA ≤ +85°C						
Param No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions		
TA10	Т⊤хН	TxCK High Time	Synchronous, no prescaler	0.5 TCY + 20	—	-	ns	Must also meet parameter TA15		
			Synchronous, with prescaler	10	-	/-/	ns			
			Asynchronous	10		-	ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler	0.5 TCY + 20		-	ns	Must also meet parameter TA15		
			Synchronous, with prescaler	10		—	ns			
			Asynchronous	10			ns			
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler	Tcy + 10	_	_	ns			
			Synchronous, with prescaler	Greater of: 20 ns or (TCY + 40)/N	-		-	N = prescale value (1, 8, 64, 256)		
			Asynchronous	20		E D	ns			
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (scillator enabled	DC		50	kHz			
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		0.5 TCY		1.5 TCY				

TABLE 26-21: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYTEC

H.ir

TABLE 26-22: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIST		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TB10	TtxH	TxCK High Time	Synchror no presca		0.5 TCY + 20			ns	Must also meet parameter TB15
			Synchror with pres		10			ns	
TB11	TtxL	TxCK Low Time	Synchror no presca		0.5 TCY + 20		Ι	ns	Must also meet parameter TB15
			Synchror with pres		10			ns	
TB15	TtxP	TxCK Input Period	Synchror		Tcy + 10	I	-	ns	N = prescale value
			Synchror with pres		Greater of: 20 ns or (TcY + 40)/N				(1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 Tcy	-	

TABLE 26-23: TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICSStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$								
Param No.	Symbol	Characte	eristic	Min	Тур	Мах	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous	0.5 TCY + 20		_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous	0.5 TCY + 20			ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler Synchronous, with prescaler	TCY + 10 Greater of: 20 ns or (TCY + 40)/N	Ē	R O	ns	N = prescale value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		0.5 TCY	—	1.5 TCY	—		

 $\ensuremath{\textcircled{}^\circ}$ 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3234U.com

FIGURE 26-6: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 26-24: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Character	istic ⁽¹⁾		Min	Тур	Max	Units	Con	ditions
TQ10	TtQH	TQCK High Time	Synchron with pres	· ·	Tcy + 20		_	ns		so meet eter TQ15
TQ11	TtQL	TQCK Low Time	Synchron with prese	'	TCY + 20		7	ns		so meet ter TQ15
TQ15	TtQP	TQCP Input Period	Synchron with pres		2 * TCY + 40		/-7	ns		-
TQ20	TCKEXTMRL	Delay from External Edge to Timer Incre		ock	0.5 TCY		1.5 TCY			7

Note 1: These parameters are characterized but not tested in manufacturing.

SKYTECH

Preliminary

© 2007 Microchip Technologyune.heet4U.com

INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS FIGURE 26-7:




TABLE 26-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	(unless otherwise	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Max	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20		ns					
			With Prescaler	10	—	ns					
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns					
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period		(2 Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 26-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
OC10	TccF	OCx Output Fall Time	— — — ns See paramet		See parameter D032			
OC11	TccR	OCx Output Rise Time	— — — ns See parameter				See parameter D031	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3254U.com Published by WWW.SKYTEC

www.DadsPIC33F

FIGURE 26-9: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 26-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIS	rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Min	Min Typ ⁽²⁾ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change		1	50	ns	-	
OC20	TFLT	Fault Input Pulse Width	50	1	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


ELECTRONIC

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technologyune.heet4U.com

.ir










TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol Characteristic			Тур ⁽²⁾	Max	Units	Conditions			
MP10	TFPWM	PWM Output Fall Time	_	_		ns	See parameter D032			
MP11	TRPWM	PWM Output Rise Time	/- /	_		ns	See parameter D031			
MP20	TFD	Fault Input ↓ to PWM I/O Change	7	-	50	ns				
MP30	Тғн	Minimum Pulse Width	50		_	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3274U.com






TABLE 26-29: QU/	ADRATURE DECODE	R TIMING REQUIREMENTS
------------------	-----------------	-----------------------

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾		Тур ⁽²⁾	Max	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time		6 Тсү	_	ns			
TQ31	TQUH	Quadrature Input High Time		6 Tcy		ns			
TQ35	TQUIN	Quadrature Input Period		12 Tcy	Ċ	ns			
TQ36	TQUP	Quadrature Phase Period		3 TCY		ns			
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter		3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		
TQ41	TqufH	Filter Time to Recognize High with Digital Filter	,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		

Note 1: These parameters are characterized but not tested in manufacturing.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and 2: are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to Section 16. "Quadrature Encoder Interface (QEI)" in the "dsPIC30F Family Reference Manual" (DS70046).

Preliminary

© 2007 Microchip Technology ne.heet4U.com Published by WWW.SKYT EC

.ir




TABLE 26-30: QEI INDEX PULSE TIMING REQUIREMENTS

АС СНА	RACTERIS	STICS	(unless othe	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characterist	Min	Max	Units	Conditions			
TQ50	TqIL	Filter Time to Recognize with Digital Filter	e Low,	3 * N * TCY	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ51	TqiH	Filter Time to Recognize with Digital Filter	e High,	3 * N * TCY	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	—	ns			


Note 1: These parameters are characterized but not tested in manufacturing.

 Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3294U.com



SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS **FIGURE 26-14:**

TABLE 26-31: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_		ns	—		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	—		ns	_		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾			_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_			ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾		_		ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾		—		ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			30	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	LE	СТ	ns) N ITC		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYT EC

Ĭľ




TABLE 26-32: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	—	-	ns	—		
SP11	TscH	SCKx Output High Time ⁽³⁾	TCY/2	-		ns	_		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	—	—	—	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾		_	_	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾		-	—	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	-	-	—	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	EL	EC	FF	ns	NIC-		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	—	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—		ns	—		


Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- Assumes 50 pF load on all SPIx pins. 4:

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3814U.com Published by WWW.SKYTECH.ir



SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS **FIGURE 26-16:**

TABLE 26-33: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30	-	7-	ns			
SP71	TscH	SCKx Input High Time	30			ns	_		
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾			_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		—	—	ns	See parameter D031		
SP35	TscH2doV , TscL2doV	SDOx Data Output Valid after SCKx Edge			30	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—		ns	—		
SP50	TssL2scH, TssL2scL	$\overline{\operatorname{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	—	ns	_		
SP51	TssH2doZ	SSx [↑] to SDOx Output High-Impedance ⁽³⁾	10	_	50	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: Assumes 50 pF load on all SPIx pins.

Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYT Ξ

Ĭľ


TABLE 26-33: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS (CONTINUED)

AC CHA	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions				
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY +40 — — ns —				

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: Assumes 50 pF load on all SPIx pins.

FIGURE 26-17: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS



Preliminary

DS70165E-page 3834U.com **Published by WWW.SKYTECH.ir**

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—		
SP71	TscH	SCKx Input High Time	30		_	ns			
SP72	TscF	SCKx Input Fall Time ⁽³⁾		10	25	ns			
SP73	TscR	SCKx Input Rise Time ⁽³⁾		10	25	ns			
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾			_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_		_	ns	See parameter D031		
SP35	TscH2doV , TscL2doV	SDOx Data Output Valid after SCKx Edge	-		30	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	-	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		-	ns	—		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	120	1	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10		50	ns	-		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_		ns	-		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	-	50	ns	F		

TABLE 26-34: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


- The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not 3: violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.





Preliminary

© 2007 Microchip Technology Incheet4U.com Published by WWW.SKYTEC

Ĭr.









© 2007 Microchip Technology Inc.

Preliminary

DS70166E-page 3354U.com

TABLE 26-35: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated)	tions: 3.0)°C ≤ Ta ≤	
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—
			400 kHz mode	TCY/2 (BRG + 1)	—	μs	—
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	—	μs	—
M11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 1)	—	μs	—
			400 kHz mode	TCY/2 (BRG + 1)	—	μs	_
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	—	μs	-
M20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	100	ns	
M21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	300	ns	
M25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	—
		Setup Time	400 kHz mode	100	-	ns	
			1 MHz mode ⁽²⁾	TBD	TBD — n		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	ns	-
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽²⁾	TBD	_	ns	
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	7-7	μs	Only relevant for
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)	-	μs	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	- 7	μs	condition
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	-	μs	After this period the
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	_	μs	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	—	μs	_
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)		μs	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	ns	_
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	G-T	ns	DNIC
M40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_
		From Clock	400 kHz mode	—	1000	ns	—
			1 MHz mode ⁽²⁾	—	—	ns	l _
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be
			400 kHz mode	1.3	_	μs	free before a new
			1 MHz mode ⁽²⁾	TBD		μs	transmission can star
M50	Св	Bus Capacitive Lo		_	400	, pF	


Legend: TBD = To Be Determined

Note 1: BRG is the value of the l²C Baud Rate Generator. Refer to Section 21. "Inter-Integrated Circuit (l²C[™])" in the "dsPIC30F Family Reference Manual" (DS70046).


Preliminary

© 2007 Microchip Technologyune.heet4U.com **Published by WWW.SKYTECH.ir**

^{2:} Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).











© 2007 Microchip Technology Inc.

Preliminary


DS70165E-page 3374U.com

TABLE 26-36: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		Standard Op (unless other Operating tem	rwise st	ated)	ons: 3.0V to 3.6V ≤ Ta ≤ +85°C
Param No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	I	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250) —	ns	-
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		ns	
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode(1)	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	-	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
			1 MHz mode ⁽¹⁾	0.25		μs	
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25		μs	
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7		μs	
		Setup Time	400 kHz mode	0.6		μs	ONIC
			1 MHz mode ⁽¹⁾	0.6		μs	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	250		ns	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission
			1 MHz mode ⁽¹⁾	0.5	_	μs	can start
IS50	Св	Bus Capacitive Lo	ading		400	pF	—

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

Preliminary



Preliminary

DS70165E-page 3394U.com

TABLE 26-37: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING REQUIREMENTS

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions			
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20		_	ns				
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	_	_	ns	_			
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20	—	—	ns	_			
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	-	-	ns	—			
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)		10	25	ns	—			
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	—			
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾		10	25	ns	—			
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾		10	25	ns	—			
CS35	TDV	Clock Edge to CSDO Data Valid	-		10	ns	—			
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	—	20	ns	—			
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		-	ns	-			
CS41	Thcsdi	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	-	-	ns				
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	-	10	25	ns	Note 1			
CS51	TCOFSR	COF <mark>S Ri</mark> se Time (COFS pin is output)	_	10	25	ns	Note 1			
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_	_	ns	-			
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	—	ns				


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.

© 2007 Microchip Technologyune.heet4U.com **Published by WWW.SKYTECH.ir**



© 2007 Microchip Technology Inc.

Preliminary

Published by WWW.SKYTECH.ir

DS70165E-page 3414U.com

AC CHA	AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Max	Units	Conditions			
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_			
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—			
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input			
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	_	_	10	ns	_			
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK		-	10	ns	_			
CS70	TSYNCLO	SYNC Data Output Low Time		19.5		μs	Note 1			
CS71	TSYNCHI	SYNC Data Output High Time		1.3	-	μs	Note 1			
CS72	TSYNC	SYNC Data Output Period	-	20.8	—	μs	Note 1			
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V			
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	10	25	ns	Cload = 50 pF, Vdd = 5V			
CS77	TRACL	Rise Time, SYNC, SDATA_OUT		TBD	TBD	ns	CLOAD = 50 pF, VDD = 3V			
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	_	TBD	TBD	ns	CLOAD = 50 pF, VDD = 3V			
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK		_	15	ns				

TABLE 26-38: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

ELECTRONIC

Preliminary

© 2007 Microchip Technology Incheet4U.com Published by WWW.SKYT EC

Ĭľ

CAN MODULE I/O TIMING CHARACTERISTICS FIGURE 26-24:




TABLE 26-39: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
CA10	TioF	Port Outpu <mark>t Fall Tim</mark> e			-	ns	See parameter D032
CA11	TioR	Port Output Rise Time		-	-	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	500			ns	-

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-40: ADC MODULE SPECIFICATIONS

AC CHA	ARACTERIS	STICS	Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
Device Supply									
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	v R			
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V			
			Reference	Inputs					
AD05	Vrefh	Reference Voltage High	AVss + 1.7	—	AVdd	V	—		

Legend: TBD = To Be Determined

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3434U.com **Published by WWW.SKYTECH.ir**

TABLE 26-40: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHA	ARACTERI	STICS	Standard C (unless oth Operating	nerwise s	•	: 3.0V to ≤ Ta ≤ +8	
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
AD06	Vrefl	Reference Voltage Low	AVss		AVDD – 1.7	V	
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	—	AVDD + 0.3	V	
AD08	IREF	Current Drain		150 .001	200 1	μΑ μΑ	ADC operating ADC off
			Analog I	nput	5		
AD10	VINH-VINL	Full-Scale Input Span	Vrefl		VREFH	V	See Note
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	_
AD12	-	Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = 2.5 KΩ
AD13	-	Leakage Current		±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3V$ Source Impedance = 2.5 K Ω
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		1K 2.5K	Ω Ω	10-bit 12-bit
		ADC	Accuracy (12-bit Mo	ode)		
AD20a	Nr	Resolution	1	2 data bi	ts	bits	
AD21a	INL	Integral Nonlinearity ⁽²⁾	_	_	< <u>+</u> 2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD22a	DNL	Differential Nonlinearity ⁽²⁾	-	-	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD23a	Gerr	Gain Error ⁽²⁾	TBD	TBD	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD24a	EOFF	Offset Error ⁽²⁾	TBD	TBD	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD25a	-	Monotonicity ⁽¹⁾	A -/		_	-	Guaranteed
		Dynamic	Performan	ce (12-bi	t Mode)		
AD30a	THD	Total Harmonic Distortion	-	TBD		dB	
AD31a	SINAD	Signal to Noise and Distortion		TBD	ECT	dB	O N FC
AD32a	SFDR	Spurious Free Dynamic Range	_	TBD	_	dB	—
AD33a	Fnyq	Input Signal Bandwidth		_	250	kHz	
AD34a	ENOB	Effective Number of Bits	—	TBD	—	bits	—
	•	ADC	Accuracy (*	10-bit Mc	ode)		
AD20b	Nr	Resolution	1	0 data bi	ts	bits	
AD21b	INL	Integral Nonlinearity	_	TBD	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

Preliminary

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

TABLE 26-40: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHA	ARACTERI	STICS	(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
AD22b	DNL	Differential Nonlinearity	—	TBD	<±1	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD23b	Gerr	Gain Error	TBD	TBD	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD24b	EOFF	Offset Error	TBD	TBD	±2	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD25b	-	Monotonicity ⁽¹⁾	—	-	-	-	Guaranteed		
		Dynamic	Performan	ce (10-bi	t Mode)				
AD30b	THD	Total Harmonic Distortion	_	TBD	-	dB	—		
AD31b	SINAD	Signal to Noise and Distortion	-	TBD		dB	—		
AD32b	SFDR	Spurious Free Dynamic Range	_	TBD	-	dB	—		
AD33b	FNYQ	Input Signal Bandwidth	_		550	kHz	—		
AD34b	ENOB	Effective Number of Bits	TBD	TBD	-	bits	—		

Legend: TBD = To Be Determined


Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.



Preliminary

DS70165E-page 3454U.com




ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS **FIGURE 26-25:**

Preliminary Published by WWW.SKYTEC

© 2007 Microchip Technology ne.heet4U.com

H.ir





SKYTECH

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3474U.com

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
		Cloc	k Parame	ters					
AD50	Tad	ADC Clock Period	70	—	—	ns	Tcy = 70ns, ADxCON3 in default state		
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns			
		Con	version F	ate			·		
AD55	tCONV	Conversion Time		12 TAD	—	_			
AD56	FCNV	Throughput Rate	_	_	1.1	Msps			
AD57	TSAMP	Sample Time		1 TAD		-			
		Timin	g Param	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽³⁾	_	1.0 TAD			Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	—	1.5 TAD	-	_		
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾		0.5 TAD	-	—	-		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽³⁾		20	—	μs	-		

TABLE 26-41: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


3: Characterized by design but not tested.


ELECTRONIC

Preliminary

© 2007 Microchip Technology me.heet4U.com Published by WWW.SKYT EC

.ĭr





ELECTRO

Preliminary

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
Clock Parameters							
AD50	Tad	ADC Clock Period	133	_	—	ns	Tcy = 133ns, ADxCON3 in default state
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	
Conversion Rate							
AD55	tCONV	Conversion Time	_	14 Tad		ns	
AD56	FCNV	Throughput Rate	—	-	500	ksps	
AD57	TSAMP	Sample Time		1 Tad		ns	
		Timin	ig Parame	ters			
AD60	tPCS	Conversion Start from Sample Trigger		1.0 TAD	—	ns	—
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	1	1.5 TAD	ns	-
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1)	_			ns	-
AD63	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On	—	20	-	μs	-

Legend: TBD = To Be Determined

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

ELECTRONIC


Preliminary

© 2007 Microchip Technologyune.heet4U.com Published by WWW.SKYT Ξ

.ir

27.0 PACKAGING INFORMATION

27.1 Package Marking Information



© 2007 Microchip Technology Inc.

Preliminary


DS70166E-page 3514U.com

27.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Preliminary

Published by WWW.SKYT

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-085B

© 2007 Microchip Technologyune.heet4U.com

EC

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B


© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3534U.com

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Preliminary

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

© 2007 Microchip Technologyune.heet4U.com Preliminary © 2007 Microchip Technology Published by WWW.SKYTEC

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

© 2007 Microchip Technology Inc.

Preliminary

DS70165E-page 3554U.com

NOTES:



DS70165E-page 356

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

APPENDIX A: REVISION HISTORY

Revision A (October 2005)

Initial release of this document

Revision B (February 2006)

- Updated Register descriptions and memory maps
- Revised Oscillator section
- Updated ADC characteristics
- Updated Thermal Packaging characteristics
- Revision C (March 2006)
- Information related to prototype samples removed
- Flash memory characteristics updated
- Incorrect references to SPI FIFO buffers removed. These buffers are not supported by the dsPIC33F family.
- DC Characteristics updated
- Device Configuration registers updated

Revision D (July 2006)

- Added FBS and FSS Device Configuration registers (see Table 23-1) and corresponding bit field descriptions (see Table 23-2). These added registers replaced the former RESERVED1 and RESERVED2 registers.
- Added INTTREG Interrupt Control and Status register. (See Section 6.3 "Interrupt Control and Status Registers". See also Register 6-33.)
- Added Core Registers BSRAM and SSRAM (see Section 3.2.8 "Data Ram Protection Feature")
- Clarified Fail-Safe Clock Monitor operation (see Section 8.3 "Fail-Safe Clock Monitor (FSCM)")
- Updated COSC<2:0> and NOSC<2:0> bit configurations in OSCCON register (see Register 8-1)
- Updated CLKDIV register bit configurations (see Register 8-2)
- Added Word Write Cycle Time parameter (Tww) to Program Flash Memory (see Table 26-11)
- Noted exceptions to Absolute Maximum Ratings on I/O pin output current (see Section 26.0 "Electrical Characteristics")
- Added ADC2 Event Trigger for Timer4/5 (Section 12.0 "Timer2/3, Timer4/5, Timer6/7 and Timer8/9")
- Corrected mislabeled 2COV bit in I2CxSTAT register (see Table 18-1)
- Added QEI Register descriptions (see Register 16-1 and Register 16-2)
- Corrected mislabeled PMOD<4:1> field in PWM-CON register (see Register 15-5)
- Corrected mislabeled UPDN_SRC bit in QEICON register (see Register 16-1)

- Corrected mislabeled I2COV bit in I2CxCON register (see Register 18-1)
- Removed AD26a, AD27a, AD28a, AD26b, AD27b, AD28b from Table 26-40 (ADC Module).

Revision E (January 2007)

• This revision includes updates to the packaging diagrams.



Preliminary

D970166E-page 3574U.com

NOTES:



DS70165E-page 358

Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

dsPIC33F

INDEX

1	•
ŀ	١

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
AC-Link Mode Operation	
16-bit Mode	
20-bit Mode	
ADC Module	
ADC11 Register Map	
ADC2 Register Map	
Alternate Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
Automatic Clock Stretch	
Receive Mode	
Transmit Mode	
в	
-	
Barrel Shifter	
Bit-Reversed Addressing	

Dit-Reversed Addressing	
Example	
Sequence Table (16-Entry)	
Block Diagrams	
16-bit Timer1 Module	
Connections for On-Chip V	oltage Regulator293
DCI Module	
Device Clock	
DSP Engine	
dsPIC33F	
dsPIC33F CPU Core	
ECAN Module	
Input Capture	
Output Compare	
PLL	
PWM Module	
Quadrature Encoder Interfa	ace
Reset System	
SPI	
Timer2 (16-bit)	
UART	
Watchdog Timer (WDT)	

С

C Compilers	
MPLAB C18	306
MPLAB C30	306
Clock Switching	156
Enabling	
Sequence	
Code Examples	
DMA Sample Initialization Method	139
Erasing a Program Memory Page	80
Initiating a Programming Sequence	
Loading Write Buffers	81

<u> </u>	Port Write/Read PWRSAV Instruction Syntax	157
	e Protection 28	
Conf	figuration Bits	
	Description (Table)	
Conf	figuration Register Map	289
Conf CPU		
	Control Register	
CPU	J Clocking System	150
	Options	150
	Selection	
Cust	tomer Change Notification Service	365
	tomer Notification Service	
	tomer Support	
D		
Data	Accumulators and Adder/Subtractor	35
	Data Space Write Saturation	37
	Overflow and Saturation	
	Round Logic	
	Write Back	
Data	Address Space	
Data	Alignment	
	Memory Map for dsPIC33F Devices with	41
	16 KBs RAM	10
		43
	Memory Map for dsPIC33F Devices with	
	30 KBs RAM	44
	Memory Map for dsPIC33F Devices with	
/	8 KBs RAM	
	Near Data Space	41
	Software Stack	
	Width	
	a Converter Interface (DCI) Module	
DC (Characteristics	
	I/O Pin Input Specifications	314
	I/O Pin Output Specifications	315
	Idle Current (IDOZE)	313
	Idle Current (IIDLE)	312
	Operating Current (IDD)	311
	Power-Down Current (IPD)	
	Program Memory	
	Temperature and Voltage Specifications	
DCI		
	Bit Clock Generator	265
	Buffer Alignment with Data Frames	267
18	Buffer Control	
. R	Buffer Data Alignment	
	Buffer Length Control	
	CSDO Mode Bit	
	Data Justification Control Bit	
	Device Frequencies for Common Codec	200
		265
	CSCK Frequencies (Table)	
	Digital Loopback Mode	
	Frame Sync Generator	
	Frame Sync Mode Control Bits	
	Interrupts	
	Introduction	
	Master Frame Sync Operation	
	Module Enable	263
	Operation	
	Operation During CPU Idle Mode	
	Operation During CPU Sleep Mode	
	Receive Slot Enable Bits	

© 2007 Microchip Technology Inc.

DS70165E-page 3594U.com

Preliminary D370165E-page 3594 Published by WWW.SKYTECH.ir

E

Receive Status Bits	. 267
Sample Clock Edge Control Bit	. 266
Slave Frame Sync Operation	
Slot Enable Bits Operation with Frame Sync	. 266
Slot Status Bits	
Synchronous Data Transfers	. 266
Transmit Slot Enable Bits	.266
Transmit Status Bits	
Transmit/Receive Shift Register	
Underflow Mode Control Bit	. 268
Word Size Selection Bits	. 263
DCI I/O Pins	.261
COFS	. 261
CSCK	.261
CSDI	. 261
CSDO	.261
DCI Module	
Register Map	64
Development Support	. 305
DMA	
Interrupts and Traps	. 138
Request Source Selection	. 138
DMA Module	
DMA Register Map	
DMAC Operating Modes	.136
Addressing	
Byte or Word Transfer	
Continuous or One-Shot	. 138
Manual Transfer	. 138
Null Data Peripheral Write	.137
Ping-Pong	. 138
Transfer Direction	
DMAC Registers	
DMAxCNT	. 136
DMAxCON	. 136
DMAxPAD	. 136
DMAxREQ	. 136
DMAxSTA	. 136
DMAxSTB	. 136
DSP Engine	33
Multiplier	35

Е

ECAN Module			
Baud Rate Setting			
ECAN1 Register Map (C1CTR	RL1.W	IN = 0 or 1)58
ECAN1 Register Map (C1CTR	RL1.W	IN = 0)	
ECAN1 Register Map (C1CTR	RL1.W	IN = 1)	59
ECAN2 Register Map (C2CTR	RL1.W	IN = 0 or 1)61
ECAN2 Register Map (C2CTR	RL1.W	IN = 0)	61, 62
Frame Types			
Message Reception			
Message Transmission			
Modes of Operation			233
Overview			
Electrical Characteristics			
AC			
Enhanced CAN Module			231
Equations			
A/D Conversion Clock Period			
Bit Clock Frequency			
Calculating the PWM Period			172
Calculation for Maximum PWM	/ Res	olution	172
COFSG Period			
Device Operating Frequency.			
PWM Period			

PWM Resolution	178
Relationship Between Device and SPI	
Clock Speed	208
Serial Clock Rate	213
Time Quantum for Clock Generation	237
UART Baud Rate with BRGH = 0	224
UART Baud Rate with BRGH = 1	224
Errata	21

F

Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	80
RTSP Operation	
Table Instructions	
Flexible Configuration	
FSCM	
Delay for Crystal and PLL Clock Sources	86
Device Resets	86

I/O Ports	159
Parallel I/O (PIO)	
Write/Read Timing	
l ² C	
Addresses	215
Baud Rate Generator	213
General Call Address Support	215
Interrupts	213
IPMI Support	215
Master Mode Operation	
Clock Arbitration	216
Multi-Master Communication, Bus	
Collision and Bus Arbitration	216
Operating Modes	213
Registers	
Slave Address Masking	
Slope Control	216
Software Controlled Clock Stretching	
(STREN = 1)	215
I ² C Module	
I2C1 Register Map	53
I2C2 Register Map	53
I ² S Mode Operation	269
Data Justification	
Frame and Data Word Length Selection	269
In-Circuit Debugger	295
In-Circuit Emulation	289
In-Circuit Serial Programming (ICSP)	289, 295
Infrared Support	
Built-in IrDA Encoder and Decoder	225
External IrDA, IrDA Clock Output	225
Input Capture	
Registers	
Input Change Notification Module	160
Instruction Addressing Modes	67
File Register Instructions	
Fundamental Modes Supported	68
MAC Instructions	68
MCU Instructions	
Move and Accumulator Instructions	68
Other Instructions	68
Instruction Set	
Overview	
Summary	297

Preliminary © 2007 Microchip Technology Incheet 4U.com Published by WWW.SKYTECH.ir

dsPIC33F

Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx91	
INTCON191	
INTCON2	
IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable133	
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	

J

JTAG Boundary	Scan Interface	

Μ

Memory Organization	
Microchip Internet Web Site	5
Modes of Operation	
Disable	3
Initialization233	3
Listen All Messages 233	
Listen Only233	
Loopback	3
Normal Operation233	3
Modulo Addressing	8
Applicability	C
Operation Example	9
Start and End Address	Э
W Address Register Selection	Э
Motor Control PWM 175	
Motor Control PWM Module	
8-Output Register Map52	2
MPLAB ASM30 Assembler, Linker, Librarian	ô
MPLAB ICD 2 In-Circuit Debugger	7
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	7
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	7 /
MPLAB Integrated Development Environment	
Software	5
MPLAB PM3 Device Programmer	7
MPLINK Object Linker/MPLIB Object Librarian 306	ô

Ν

NVM Module Register Map	66
0	
Open-Drain Configuration	
Output Compare	
Registers	
Р	
Packaging	
Details	
Marking	
Peripheral Module Disable (PMD)	

	PICSTART Plus Development Programmer	308
	Pinout I/O Descriptions (table)	. 25
	PMD Module	66
	Register Map POR and Long Oscillator Start-up Times	
	PORTA	
	Register Map	. 64
	PORTB	
	Register Map	. 64
	PORTC	05
	Register Map PORTD	. 65
	Register Map	65
	PORTE	. 00
	Register Map	. 65
	PORTF	
	Register Map	. 65
	PORTG Desister Man	~~
	Register Map	157
	Clock Frequency and Switching	
	Program Address Space	
	Construction	
	Data Access from Program Memory Using	
	Program Space Visibility	. 75
	Data Access from Program Memory Using	
	Table Instructions	
	Data Access from, Address Generation	
	Memory Map Table Read Instructions	39
	TBLRDH	74
	TBLRDL	
	Visibility Operation	
	Program Memory	
	Interrupt Vector	. 40
	Organization	
	Reset Vector	
	Pulse-Width Modulation Mode	172
	Center-Aligned	179
	Complementary Mode	
	Complementary Output Mode	
	Duty Cycle	
	Edge-Aligned	
	Independent Output Mode	
	Operation During CPU Idle Mode	
	Output Override	
E 1	Output Override Synchronization	
	Period 172,	
	Single Pulse Mode	
	PWM Dead-Time Generators	
	Assignment	
	Ranges Selection Bits (table)	
	PWM Duty Cycle	101
	Comparison Units	179
	Immediate Updates	
	Register Buffers	
	PWM Fault Pins	182
	Enable Bits	
	Fault States	
	Input Modes	
	Cycle-by-Cycle Latched	
		.00

© 2007 Microchip Technology Inc.

DS70165E-page 3614U.com

Preliminary DS70165E-page 3614 Published by WWW.SKYTECH.ir

182
182
183
183
177
178
177
178
178
177

Q

QEI	
16-bit Up/Down Position Counter Mode	198
Alternate 16-bit Timer/Counter	199
Count Direction Status	198
Error Che <mark>cking</mark>	198
Interrupts	200
Logic	198
Operation During CPU Idle Mode	199
Operation During CPU Sleep Mode	199
Position Measurement Mode	198
Programmable Digital Noise Filters	199
Timer Operation During CPU Idle Mode	200
Timer Operation During CPU Sleep Mode	199
Quadrature Encoder Interface (QEI)	197
Quadrature Encoder Interface (QEI) Module	
Register Map	53

R

Reader Response	66
Registers	
ADxCHS0 (ADCx Input Channel 0 Select2	
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 2	84
ADxCON1 (ADCx Control 1)2	79
ADxCON2 (ADCx Control 2)	81
ADxCON3 (ADCx Control 3)2	82
ADxCON4 (ADCx Control 4) 2	83
ADxCSSH (ADCx Input Scan Select High)2	86
ADxCSSL (ADCx Input Scan Select Low)	86
ADxPCFGH (ADCx Port Configuration High)2	
ADxPCFGL (ADCx Port Configuration Low)	87
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)2	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)2	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)2	49
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)2	50
CiCFG1 (ECAN Baud Rate Configuration 1)2	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)2	
CiCTRL2 (ECAN Control 2)2	
CiEC (ECAN Transmit/Receive Error Count)2	
CIFCTRL (ECAN FIFO Control)24	
CiFEN1 (ECAN Acceptance Filter Enable)2	
CiFIFO (ECAN FIFO Status)2	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 2	
CiINTE (ECAN Interrupt Enable)2	
CiINTF (ECAN Interrupt Flag)2	43
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)2	51
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)2	
CiRXFUL1 (ECAN Receive Buffer Full 1)2	
CiRXFUL2 (ECAN Receive Buffer Full 2)2	54

Ε

Extended Identifier) 253
CiRXMnSID (ECAN Acceptance Filter Mask n
Standard Identifier)
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 255
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 255
CiTRBnDLC (ECAN Buffer n Data Length Control) 258
CiTRBnDm (ECAN Buffer n Data Field Byte m) 258
CiTRBnEID (ECAN Buffer n Extended Identifier) 257
CiTRBnSID (ECAN Buffer n Standard Identifier) 257
CiTRBnSTAT (ECAN Receive Buffer n Status) 259
CiTRmnCON (ECAN TX/RX Buffer m Control) 256
CiVEC (ECAN Interrupt Code) 240
CLKDIV (Clock Divisor) 153
CORCON (Core Control)
DCICON1 (DCI Control 1)
DCICON2 (DCI Control 2)
DCICON3 (DCI Control 3) 272
DCISTAT (DCI Status)
DFLTCON (QEI Control)
DMACS0 (DMA Controller Status 0)
DMACS1 (DMA Controller Status 1) 146
DMAxCNT (DMA Channel x Transfer Count) 143
DMAxCON (DMA Channel x Control) 140
DMAxPAD (DMA Channel x Peripheral Address) 143
DMAxREQ (DMA Channel x IRQ Select) 141
DMAxSTA (DMA Channel x RAM Start Address A). 142
DMAxSTB (DMA Channel x RAM Start Address B). 142
DSADR (Most Recent DMA RAM Address) 147
DTCON1 (Dead-Time Control 1) 189
DTCON2 (Dead-Time Control 2) 190
DTCON2 (Dead-Time Control 2)
FLTACON (Fault A Control) 191
FLTACON (Fault A Control)
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217
FLTACON (Fault A Control)
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 1)107
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 1)107IEC2 (Interrupt Enable Control 2)109
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 1)107IEC2 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 1)107IEC2 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 1)107IEC2 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Flag Status 0)96IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)100IFS1 (Interrupt Flag Status 0)96IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS1 (Interrupt Enable Control 4)100IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Control and Status Register132
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)100IFS1 (Interrupt Enable Control 4)100IFS3 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Priority Control 0)114
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS1 (Interrupt Enable Control 4)100IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Control and Status Register132
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)100IFS1 (Interrupt Enable Control 4)100IFS3 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Priority Control 0)114IPC1 (Interrupt Priority Control 1)115
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)100IFS1 (Interrupt Enable Control 4)100IFS3 (Interrupt Flag Status 0)96IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Priority Control 0)114IPC1 (Interrupt Priority Control 1)124
FLTACON (Fault A Control)191FLTBCON (Fault B Control)192I2CxCON (I2Cx Control)217I2CxMSK (I2Cx Slave Mode Address Mask)221I2CxSTAT (I2Cx Status)219ICxCON (Input Capture x Control)170IEC0 (Interrupt Enable Control 0)105IEC1 (Interrupt Enable Control 2)109IEC3 (Interrupt Enable Control 3)111IEC4 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)113IFS0 (Interrupt Enable Control 4)100IFS1 (Interrupt Enable Control 4)100IFS3 (Interrupt Flag Status 0)96IFS1 (Interrupt Flag Status 1)98IFS2 (Interrupt Flag Status 2)100IFS3 (Interrupt Flag Status 3)102IFS4 (Interrupt Flag Status 4)104INTCON1 (Interrupt Control 1)93INTCON2 (Interrupt Control 2)95INTTREG Interrupt Priority Control 0)114IPC1 (Interrupt Priority Control 10)124IPC11 (Interrupt Priority Control 11)125
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 2) 95 INTTREG Interrupt Priority Control 0) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 12) 126
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 2) 95 INTTREG Interrupt Priority Control 0) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 1) 124 IPC11 (Interrupt Priority Control 10) 124 IPC12 (Interrupt Priority Control 12) 126
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 2) 95 INTTREG Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 10) 124 IPC12 (Interrupt Priority Control 11) 125
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 2) 95 INTTREG Interrupt Priority Control 0) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 1) 124 IPC11 (Interrupt Priority Control 10) 124 IPC12 (Interrupt Priority Control 12) 126
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 2) 95 INTTREG Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 10) 124 IPC12 (Interrupt Priority Control 12) 126
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Enable Control 4) 113 IFS1 (Interrupt Enable Control 4) 100 IFS3 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 93 INTCON2 (Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 10) 124
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTREG Interrupt Control 1) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 1) 124 IPC11 (Interrupt Priority Control 1) 125 IPC12 (Interrupt Priority Control 12) 126 <
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 0) 96 IFS2 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTREG Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 1) 124 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 12) 126 IPC12 (Interrupt Priority Control 13) 127
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTTREG Interrupt Control and Status Register 132 IPC0 (Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 11) 125 IPC12 (Interrupt Priority Control 12) 126 IPC13 (Interrupt Priority Control 14) <
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 0) 96 IFS2 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTREG Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 1) 115 IPC10 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 12) 126 IPC12 (Interrupt Priority Control 13) 127
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTTREG Interrupt Control and Status Register 132 IPC0 (Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 11) 125 IPC12 (Interrupt Priority Control 12) 126 IPC13 (Interrupt Priority Control 14) <
FLTACON (Fault A Control) 191 FLTBCON (Fault B Control) 192 I2CxCON (I2Cx Control) 217 I2CxMSK (I2Cx Slave Mode Address Mask) 221 I2CxSTAT (I2Cx Status) 219 ICxCON (Input Capture x Control) 170 IEC0 (Interrupt Enable Control 0) 105 IEC1 (Interrupt Enable Control 1) 107 IEC2 (Interrupt Enable Control 2) 109 IEC3 (Interrupt Enable Control 3) 111 IEC4 (Interrupt Enable Control 4) 113 IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100 IFS3 (Interrupt Flag Status 3) 102 IFS4 (Interrupt Flag Status 4) 104 INTCON1 (Interrupt Control 1) 93 INTCON2 (Interrupt Control 1) 95 INTTREG Interrupt Control and Status Register 132 IPC0 (Interrupt Priority Control 1) 114 IPC1 (Interrupt Priority Control 10) 124 IPC11 (Interrupt Priority Control 11) 125 IPC12 (Interrupt Priority Control 13) 127 IPC14 (Interrupt Priority Control 14) <

Preliminary © 2007 Microchip Technology me.heet4U.com Published by WWW.SKYTECH.ir

dsPIC33F

IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 2) PDC3 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PTCON (PWM Time Base Control) PTPER (PWM Time Base Period) PWMCON1 (PWM Control 1)	122 123 79 174 152 155 193 194 194 195 195 195 185 185 187
QEICON (QEI Control)	
RCON (Reset Control)	
RSCON (DCI Receive Slot Control)	
SEVTCMP (Special Event Compare)	
SPIxCON1 (SPIx Control 1)	210
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	209
SR (CPU Status)	. 30, 92
T1CON (Timer1 Control)	162
TSCON (DCI Transmit Slot Control)	274
TxCON (T2CON, T4CON, T6CON or	
T8CON Control)	166
TyCON (T3CON, T5CON, T7CON or	
T9CON Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	228
Reset	
Clock Source Selection	
Special Function Register Reset States	
Times	
Reset Sequence	87
Resets	83
F	

S

Serial Peripheral Interface (SPI)	205
Setup for Continuous Output Pulse Generation	
Setup for Single Output Pulse Generation	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	67
Special Features of the CPU	
SPI	
Master, Frame Master Connection	207
Master/Slave Connection	207
Slave, Frame Master Connection	208
Slave, Frame Slave Connection	208
SPI Module	
SPI1 Register Map	54
SPI2 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	66
T	
T	
Temperature and Voltage Specifications	
AC	316
Timer1	161

Timer2/3, Timer4/5, Timer6/7 and Timer8/9163

Timing Characteristics	
CLKO and I/O	319
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000) 10-bit A/D Conversion (CHPS = 01, SIMSAM 0, ASAM = 1, SSRC = 111, SAM	. 346
10-bit A/D Conversion (CHPS = 01, SIMSA)	$\Lambda = 1$
0, ASAM = 1, SSRC = 111, SAM	
00001) 12-bit A/D Conversion (ASAM = 0, SSRC = 000)	. 347
· · · · · · · · · · · · · · · · · · ·	
CAN I/O Center-Aligned PWM	
DCI AC-Link Mode	
DCI Multi -Channel, I ² S Modes	
Dead-Time	
ECAN Bit	
Edge-Aligned PWM	. 178
External Clock	
Frame Sync, AC-Link Start-of-Frame	. 264
Frame Sync, Multi-Channel Mode	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
I ² S Interface Frame Sync	
Input Capture (CAPx)	
Motor Control PWM Motor Control PWM Fault	
OC/PWM	
Output Compare (OCx)	
QEA/QEB Input	
QEI Module Index Pulse	
Reset, Watchdog Timer, Oscillator Start-up	020
Timer and Power-up Timer	320
SPIx Master Mode (CKE = 0)	. 330
SPIx Master Mode (CKE = 1)	. 331
SPIx Slave Mode (CKE = 0)	. 332
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	
TimerQ (QEI Module) External Clock	. 324
Timing Requirements	
CLKO and I/O	
DCI AC-Link Mode DCI Multi-Channel, I ² S Modes	342
External Clock	
Input Capture	
Timing Specifications	020
10-bit A/D Conversion Requirements	. 348
12-bit A/D Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	336
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	328
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out Reset Requirements	321
Simple OC/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
Timer1 External Clock Requirements	

Preliminary D970168E-page 3634 Published by WWW.SKYTECH.ir

www.DadsPIC33F

Timer2, Timer4, Timer6 and Timer8 External Clock Requirements				
U				
UART				
Baud Rate				
Generator (BRG)224				
Break and Sync Transmit Sequence				
Flow Control Using UxCTS and UxRTS Pins				
Receiving in 8-bit or 9-bit Data Mode225				
Transmitting in 8-bit Data Mode225				
Transmitting in 9-bit Data Mode				
UART Module				
UART1 Register Map54				
UART2 Register Map				
V				
Voltage Regulator (On-Chip)				
W				

Watchdog Tim	er (WD	Τ)	
Program	ming Co	onsiderations	
WWW Addres	s		
WWW, On-Lin	e Supp	ort	21



Preliminary © 2007 Microchip Technology Inc.heet4U.com Published by WWW.SKYTECH.ir

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)

ELECTRONIC

Published by WWW.SKYTECH.ir

Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

Preliminary

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Woul	Id you like a reply?YN	
Devi	ce: dsPIC33F Lite	rature Number: DS70165E
Ques	stions:	
1. V	What are the best features of this docume	ent?
_		
2. ⊦	How does this document meet your hard	ware and software development needs?
_		
_		
3. E	Do you find the organization of this docur	nent easy to follow? If not, why?
_		
_		
4. V	What additions to the document do you th	nink would enhance the structure and subject?
_		
_		
5. V	What deletions from the document could	be made without affecting the overall usefulness?
_		FIECTBONIC
_		LELVINVNIV
6. l:	Is there any incorrect or misleading inform	nation (what and where)?
_		
_		

Preliminary

Published by WWW.SKYTEC


© 2007 Microchip Teohnology Incheet 4U.com

H.ir

7. How would you improve this document?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Preliminary

DS70165E-page 3674U.com **Published by WWW.SKYTECH.ir**



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870

Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526

Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

Preliminary © 2007 Microchic Published by WWW.SKY

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 **Denmark - Copenhagen**

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820



12/08/06

© 2007 Microchip Technology Inc.

heet4U.com